Simon Glass f45e747d6d x86: Add support for newer CAR schemes ...

Newer Intel SoCs have different ways of setting up cache-as-ram (CAR).
Add support for these along with suitable configuration options.

To make the code cleaner, adjust a few definitions in processor.h so that
they can be used from assembler.

Signed-off-by: Simon Glass <sjg@chromium.org>
Reviewed-by: Bin Meng <bmeng.cn@gmail.com>

2019-12-15 11:44:18 +08:00

1.6 KiB

Raw Blame History

View Raw