mirror of
https://xff.cz/git/u-boot/
synced 2025-09-04 02:02:08 +02:00
board/t2080rdb: reset cs4315 phy
CS4315 PHY doesn't support phy-reset by software, it needs to reset it by hardware via CPLD control. Signed-off-by: Shengzhou Liu <Shengzhou.Liu@freescale.com> Reviewed-by: York Sun <yorksun@freescale.com>
This commit is contained in:
@@ -40,3 +40,6 @@ void cpld_write(unsigned int reg, u8 value);
|
||||
#define CPLD_LBMAP_RESET 0xFF
|
||||
#define CPLD_LBMAP_SHIFT 0x03
|
||||
#define CPLD_BOOT_SEL 0x80
|
||||
|
||||
/* RSTCON Register */
|
||||
#define CPLD_RSTCON_EDC_RST 0x04
|
||||
|
@@ -107,6 +107,13 @@ unsigned long get_board_ddr_clk(void)
|
||||
|
||||
int misc_init_r(void)
|
||||
{
|
||||
u8 reg;
|
||||
|
||||
/* Reset CS4315 PHY */
|
||||
reg = CPLD_READ(reset_ctl);
|
||||
reg |= CPLD_RSTCON_EDC_RST;
|
||||
CPLD_WRITE(reset_ctl, reg);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
Reference in New Issue
Block a user