dany/u-boot-megous
1
0
Fork 0
mirror of https://xff.cz/git/u-boot/ synced 2025-09-01 08:42:12 +02:00
Code Issues Packages Projects Releases Wiki Activity

arm: mxs: fix register definitions for clkctrl_gpmi and clkctrl_sspX

Browse Source 
I tried clearing a bit by writing to hw_clkctrl_gpmi_clr, then
busy-waiting for it to actually clear. My board hung. The data sheet
agrees, these registers do not have _set, _clr, _tog, so fix up the
definitions. git grep -E 'clkctrl_(gpmi|ssp[0-9])_' says that nobody
uses those non-existing ops registers.

Signed-off-by: Rasmus Villemoes <rasmus.villemoes@prevas.dk>
This commit is contained in:
Rasmus Villemoes
2019-09-12 09:17:09 +00:00
committed by Stefano Babic
parent 32efcbc09f
commit bb09bd5f69
2 changed files with 14 additions and 7 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
arch/arm/include/asm/arch-mxs/regs-clkctrl-mx23.h
View File

@@ -24,8 +24,10 @@ struct mxs_clkctrl_regs {
mxs_reg_32(hw_clkctrl_xbus) /* 0x40 */
mxs_reg_32(hw_clkctrl_xtal) /* 0x50 */
mxs_reg_32(hw_clkctrl_pix) /* 0x60 */
mxs_reg_32(hw_clkctrl_ssp0) /* 0x70 */
mxs_reg_32(hw_clkctrl_gpmi) /* 0x80 */
uint32_t hw_clkctrl_ssp0; /* 0x70 */
uint32_t reserved_ssp0[3]; /* 0x74-0x7c */
uint32_t hw_clkctrl_gpmi; /* 0x80 */
uint32_t reserved_gpmi[3]; /* 0x84-0x8c */
mxs_reg_32(hw_clkctrl_spdif) /* 0x90 */
mxs_reg_32(hw_clkctrl_emi) /* 0xa0 */

15
arch/arm/include/asm/arch-mxs/regs-clkctrl-mx28.h
View File

@@ -27,11 +27,16 @@ struct mxs_clkctrl_regs {
mxs_reg_32(hw_clkctrl_hbus) /* 0x60 */
mxs_reg_32(hw_clkctrl_xbus) /* 0x70 */
mxs_reg_32(hw_clkctrl_xtal) /* 0x80 */
mxs_reg_32(hw_clkctrl_ssp0) /* 0x90 */
mxs_reg_32(hw_clkctrl_ssp1) /* 0xa0 */
mxs_reg_32(hw_clkctrl_ssp2) /* 0xb0 */
mxs_reg_32(hw_clkctrl_ssp3) /* 0xc0 */
mxs_reg_32(hw_clkctrl_gpmi) /* 0xd0 */
uint32_t hw_clkctrl_ssp0; /* 0x90 */
uint32_t reserved_ssp0[3]; /* 0x94-0x9c */
uint32_t hw_clkctrl_ssp1; /* 0xa0 */
uint32_t reserved_ssp1[3]; /* 0xa4-0xac */
uint32_t hw_clkctrl_ssp2; /* 0xb0 */
uint32_t reserved_ssp2[3]; /* 0xb4-0xbc */
uint32_t hw_clkctrl_ssp3; /* 0xc0 */
uint32_t reserved_ssp3[3]; /* 0xc4-0xcc */
uint32_t hw_clkctrl_gpmi; /* 0xd0 */
uint32_t reserved_gpmi[3]; /* 0xd4-0xdc */
mxs_reg_32(hw_clkctrl_spdif) /* 0xe0 */
mxs_reg_32(hw_clkctrl_emi) /* 0xf0 */
mxs_reg_32(hw_clkctrl_saif0) /* 0x100 */