dany/u-boot-megous
1
0
Fork 0
mirror of https://xff.cz/git/u-boot/ synced 2025-12-25 19:09:11 +01:00
Code Issues Packages Projects Releases Wiki Activity

mx7ulp: Select the SCG1 APLL PFD as a system clock source

Browse Source 
Due to the APLL out glitch issue, the APLLCFG PLLS bit must
be set to select SCG1 APLL PFD for generating system clock to align
with the design.

Signed-off-by: Ye Li <ye.li@nxp.com>
Acked-by: Peng Fan <peng.fan@nxp.com>
This commit is contained in:
Ye Li
2019-05-15 09:56:59 +00:00
committed by Stefano Babic
parent 285aea01d2
commit 9c1563e3fd
2 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
board/freescale/mx7ulp_evk/imximage.cfg
View File

@@ -45,7 +45,7 @@ DATA 4 0x403f00dc 0x00000000
DATA 4 0x403e0040 0x01000020
DATA 4 0x403e0500 0x01000000
DATA 4 0x403e050c 0x80808080
DATA 4 0x403e0508 0x00160000
DATA 4 0x403e0508 0x00160002
DATA 4 0x403E0510 0x00000002
DATA 4 0x403E0514 0x00000005
DATA 4 0x403e0500 0x00000001

2
board/freescale/mx7ulp_evk/plugin.S
View File

@@ -18,7 +18,7 @@
ldr r3, =0x80808080
str r3, [r2, #0x50c]
ldr r3, =0x00160000
ldr r3, =0x00160002
str r3, [r2, #0x508]
ldr r3, =0x00000002
str r3, [r2, #0x510]