dany/u-boot-megous
1
0
Fork 0
mirror of https://xff.cz/git/u-boot/ synced 2025-09-02 01:02:19 +02:00
Code Issues Packages Projects Releases Wiki Activity

sunxi: h3: Fix PLL1 setup to never use dividers

Browse Source 
Kernel would lower the divider on first CLK change and cause the
lock up.
This commit is contained in:
Ondrej Jirman
2016-12-20 11:25:12 +01:00
parent c8de2ee24b
commit 393dfccea1
1 changed files with 3 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

7
arch/arm/mach-sunxi/clock_sun6i.c
View File

@@ -115,11 +115,10 @@ void clock_set_pll1(unsigned int clk)
int k = 1;
int m = 1;
if (clk > 1152000000) {
k = 2;
} else if (clk > 768000000) {
if (clk >= 1368000000) {
k = 3;
m = 2;
} else if (clk >= 768000000) {
k = 2;
}
/* Switch to 24MHz clock while changing PLL1 */