mirror of
https://xff.cz/git/u-boot/
synced 2025-09-27 13:31:16 +02:00
board/BuR: fix pinmux for MII Ethernet Interface
The lines COL (collision detect) and CRS (carrier sense) needs to be connected and muxed to the CPSW MAC for a proper function in half-duplex Mode of the interface. Signed-off-by: Hannes Petermaier <oe5hpm@oevsv.at> Cc: Tom Rini <trini@ti.com>
This commit is contained in:
committed by
Tom Rini
parent
703a08f2b3
commit
207828e215
@@ -105,6 +105,8 @@ static struct module_pin_mux i2c0_pin_mux[] = {
|
||||
};
|
||||
|
||||
static struct module_pin_mux mii1_pin_mux[] = {
|
||||
{OFFSET(mii1_crs), MODE(0) | RXACTIVE}, /* MII1_CRS */
|
||||
{OFFSET(mii1_col), MODE(0) | RXACTIVE}, /* MII1_COL */
|
||||
{OFFSET(mii1_rxerr), MODE(0) | RXACTIVE}, /* MII1_RXERR */
|
||||
{OFFSET(mii1_txen), MODE(0)}, /* MII1_TXEN */
|
||||
{OFFSET(mii1_rxdv), MODE(0) | RXACTIVE}, /* MII1_RXDV */
|
||||
|
@@ -64,6 +64,8 @@ static struct module_pin_mux spi0_pin_mux[] = {
|
||||
};
|
||||
|
||||
static struct module_pin_mux mii1_pin_mux[] = {
|
||||
{OFFSET(mii1_crs), MODE(0) | RXACTIVE}, /* MII1_CRS */
|
||||
{OFFSET(mii1_col), MODE(0) | RXACTIVE}, /* MII1_COL */
|
||||
{OFFSET(mii1_rxerr), MODE(0) | RXACTIVE}, /* MII1_RXERR */
|
||||
{OFFSET(mii1_txen), MODE(0)}, /* MII1_TXEN */
|
||||
{OFFSET(mii1_rxdv), MODE(0) | RXACTIVE}, /* MII1_RXDV */
|
||||
@@ -96,6 +98,7 @@ static struct module_pin_mux mii2_pin_mux[] = {
|
||||
{OFFSET(gpmc_a10), MODE(1) | RXACTIVE}, /* MII2_RXD1 */
|
||||
{OFFSET(gpmc_a11), MODE(1) | RXACTIVE}, /* MII2_RXD0 */
|
||||
{OFFSET(gpmc_wpn), (MODE(1) | RXACTIVE)},/* MII2_RXERR */
|
||||
{OFFSET(gpmc_wait0), (MODE(1) | RXACTIVE | PULLUP_EN)},
|
||||
/*
|
||||
* MII2_CRS is shared with
|
||||
* NAND_WAIT0
|
||||
|
Reference in New Issue
Block a user