Patrik Jakobsson
|
4b48a1371e
|
bcwc_pcie: Implement ddr_rewrite_mode_regs
Signed-off-by: Patrik Jakobsson <patrik.r.jakobsson@gmail.com>
|
2014-07-13 01:31:53 +02:00 |
|
Patrik Jakobsson
|
839af58600
|
bcwc_pcie: Finish s2_init_ddr_controller_soc()
Signed-off-by: Patrik Jakobsson <patrik.r.jakobsson@gmail.com>
|
2014-07-12 22:26:48 +02:00 |
|
Patrik Jakobsson
|
db41742232
|
bcwc_pcie: Missed AND'ing S2_2BA0 reg write
Signed-off-by: Patrik Jakobsson <patrik.r.jakobsson@gmail.com>
|
2014-07-12 21:42:19 +02:00 |
|
Patrik Jakobsson
|
78bb2704ca
|
bcwc_pcie: Add DDR40 VTT stuff
Signed-off-by: Patrik Jakobsson <patrik.r.jakobsson@gmail.com>
|
2014-07-01 01:39:11 +02:00 |
|
Patrik Jakobsson
|
943942124d
|
bcwc_pcie: Fix typo in getting speed quotient
Signed-off-by: Patrik Jakobsson <patrik.r.jakobsson@gmail.com>
|
2014-07-01 01:37:36 +02:00 |
|
Patrik Jakobsson
|
19977502bd
|
bcwc_pcie: Add DDR40 VDL stuff
Signed-off-by: Patrik Jakobsson <patrik.r.jakobsson@gmail.com>
|
2014-07-01 00:39:48 +02:00 |
|
Patrik Jakobsson
|
630e9d095e
|
bcwc_pcie: Move target DDR speed into dev_priv
Signed-off-by: Patrik Jakobsson <patrik.r.jakobsson@gmail.com>
|
2014-06-29 22:36:43 +02:00 |
|
Patrik Jakobsson
|
b2281236d5
|
bcwc_pcie: Name DDR40 regs properly
Signed-off-by: Patrik Jakobsson <patrik.r.jakobsson@gmail.com>
|
2014-06-29 22:36:06 +02:00 |
|
Patrik Jakobsson
|
66d13133a0
|
bcwc_pcie: DDR PPL programming stuff
Signed-off-by: Patrik Jakobsson <patrik.r.jakobsson@gmail.com>
|
2014-06-27 23:36:30 +02:00 |
|
Patrik Jakobsson
|
9dab06a45f
|
bcwc_pcie: Work on the DDR PHY PLL programming
Signed-off-by: Patrik Jakobsson <patrik.r.jakobsson@gmail.com>
|
2014-05-06 00:36:26 +02:00 |
|
Patrik Jakobsson
|
26f9bb6259
|
bcwc_pcie: Add function for DDR PHY soft reset
Signed-off-by: Patrik Jakobsson <patrik.r.jakobsson@gmail.com>
|
2014-05-05 23:16:40 +02:00 |
|
Patrik Jakobsson
|
d6ee0d214b
|
bcwc_pcie: More PLL corrections
PLL is now locking successfully at 450 MHz!
Signed-off-by: Patrik Jakobsson <patrik.r.jakobsson@gmail.com>
|
2014-04-30 22:43:17 +02:00 |
|
Patrik Jakobsson
|
67bb80de79
|
bcwc_pcie: More PLL stuff and corrections
Signed-off-by: Patrik Jakobsson <patrik.r.jakobsson@gmail.com>
|
2014-04-07 01:20:51 +02:00 |
|
Patrik Jakobsson
|
84ba5fbab0
|
bcwc_pcie: Name PCI bars, rework reg writes and more stuff
Signed-off-by: Patrik Jakobsson <patrik.r.jakobsson@gmail.com>
|
2014-04-05 23:16:04 +02:00 |
|
Patrik Jakobsson
|
4ae9ca69dc
|
bcwc_pcie: Bits and pieced for IRQ, PLL and DDR
Signed-off-by: Patrik Jakobsson <patrik.r.jakobsson@gmail.com>
|
2014-04-03 17:52:23 +02:00 |
|
Patrik Jakobsson
|
90577c49cc
|
bcwc_pcie: Skeleton for power up/down sequence
Signed-off-by: Patrik Jakobsson <patrik.r.jakobsson@gmail.com>
|
2014-03-25 00:04:35 +01:00 |
|