dany/facetimehd
1
0
Fork 0
mirror of https://github.com/patjak/facetimehd.git synced 2026-04-09 11:02:31 +02:00
Code Issues Packages Projects Releases Wiki Activity

bcwc_pcie: Add inital DDR calibration code

Browse Source 
Signed-off-by: Patrik Jakobsson <patrik.r.jakobsson@gmail.com>
This commit is contained in:
Patrik Jakobsson
2014-08-29 23:36:17 +02:00
parent ba8053d578
commit d9c187e0e2
1 changed files with 89 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

89
bcwc_hw.c
View File

@@ -693,6 +693,7 @@ static int bcwc_hw_s2_init_ddr_controller_soc(struct bcwc_private *dev_priv)
reg += 5;
}
/* DDR read FIFO delay? */
BCWC_S2_REG_WRITE(reg, S2_2B60);
bcwc_hw_pci_post(dev_priv);
@@ -835,6 +836,93 @@ int bcwc_hw_verify_mem(struct bcwc_private *dev_priv, u32 base)
return 0;
}
/* FIXME: Make some more sense out of this */
static int bcwc_hw_ddr_calibrate_rd_data_dly_fifo(struct bcwc_private *dev_priv)
{
return 0;
}
static int bcwc_hw_ddr_calibrate_re_byte_fifo(struct bcwc_private *dev_priv)
{
return 0;
}
static int bcwc_hw_ddr_calibrate_rd_dqs(struct bcwc_private *dev_priv)
{
return 0;
}
static int bcwc_hw_ddr_calibrate_wr_dq(struct bcwc_private *dev_priv)
{
return 0;
}
static int bcwc_hw_ddr_calibrate_wr_dm(struct bcwc_private *dev_priv)
{
return 0;
}
static int bcwc_hw_ddr_calibrate_addr(struct bcwc_private *dev_priv)
{
return 0;
}
static int bcwc_hw_ddr_calibrate(struct bcwc_private *dev_priv)
{
u32 reg;
int ret, i;
BCWC_S2_REG_WRITE(0, S2_DDR40_PHY_VDL_CTL);
bcwc_hw_pci_post(dev_priv);
BCWC_S2_REG_WRITE(0x200, S2_DDR40_PHY_VDL_CTL);
bcwc_hw_pci_post(dev_priv);
for (i = 0 ; i <= 50; i++) {
reg = BCWC_S2_REG_READ(S2_DDR40_PHY_VDL_STATUS);
if (reg & 0x1)
break;
/* We don't handle errors here, maybe we should */
}
ret = bcwc_hw_ddr_calibrate_rd_data_dly_fifo(dev_priv);
if (ret)
return ret;
ret = bcwc_hw_ddr_calibrate_re_byte_fifo(dev_priv);
if (ret)
return ret;
ret = bcwc_hw_ddr_calibrate_rd_dqs(dev_priv);
if (ret)
return ret;
ret = bcwc_hw_ddr_calibrate_wr_dq(dev_priv);
if (ret)
return ret;
ret = bcwc_hw_ddr_calibrate_wr_dm(dev_priv);
if (ret)
return ret;
ret = bcwc_hw_ddr_calibrate_addr(dev_priv);
if (ret)
return ret;
ret = bcwc_hw_verify_mem_full(dev_priv, 0);
if (ret) {
dev_err(&dev_priv->pdev->dev,
"Full memory verification failed! (%d)\n", ret);
return -EIO;
} else {
dev_info(&dev_priv->pdev->dev,
"Full memory verification succeeded! (%d)\n", ret);
}
return 0;
}
static int bcwc_hw_ddr_phy_save_regs(struct bcwc_private *dev_priv)
{
u32 reg, offset;
@@ -1012,6 +1100,7 @@ int bcwc_hw_init(struct bcwc_private *dev_priv)
for (i = 0; i < DDR_PHY_NUM_REGS; i++)
dev_priv->ddr_phy_reg_map[i].offset = ddr_phy_reg_map[i];
bcwc_hw_ddr_calibrate(dev_priv);
out:
return ret;
}