dany/u-boot-megous
1
0
Fork 0
mirror of https://xff.cz/git/u-boot/ synced 2025-09-01 00:32:04 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
e03dd8a05f5f0fc3d99289e84debe0ae99e805bb
u-boot-megous/board/xilinx/zynq
History
Michal Simek 62b96262b6 xilinx: Add support for ENV_VARS_UBOOT_RUNTIME_CONFIG 
Start to use ENV_VARS_UBOOT_RUNTIME_CONFIG to enable/disable updating
variables with run time information.

Signed-off-by: Michal Simek <michal.simek@xilinx.com>
2020-08-20 09:49:20 +02:00
..
zynq-cc108
arm: zynq: Remove low level UART setting
2020-01-14 09:05:53 +01:00
zynq-dlc20-rev1.0
arm: zynq: Remove low level UART setting
2020-01-14 09:05:53 +01:00
zynq-microzed
arm: zynq: Remove low level UART setting
2020-01-14 09:05:53 +01:00
zynq-zc702
arm: zynq: Remove low level UART setting
2020-01-14 09:05:53 +01:00
zynq-zc706
arm: zynq: Remove low level UART setting
2020-01-14 09:05:53 +01:00
zynq-zc770-xm010
arm: zynq: Remove low level UART setting
2020-01-14 09:05:53 +01:00
zynq-zc770-xm011
arm: zynq: Remove low level UART setting
2020-01-14 09:05:53 +01:00
zynq-zc770-xm011-x16
arm: zynq: Remove low level UART setting
2020-01-14 09:05:53 +01:00
zynq-zc770-xm012
arm: zynq: Remove low level UART setting
2020-01-14 09:05:53 +01:00
zynq-zc770-xm013
arm: zynq: Remove low level UART setting
2020-01-14 09:05:53 +01:00
zynq-zed
arm: zynq: Remove low level UART setting
2020-01-14 09:05:53 +01:00
zynq-zturn
arm: zynq: Remove low level UART setting
2020-01-14 09:05:53 +01:00
zynq-zybo
arm: zynq: Remove low level UART setting
2020-01-14 09:05:53 +01:00
zynq-zybo-z7
arm: zynq: zybo z7: fix MIO init issue
2020-02-28 12:04:10 +01:00
.gitignore
…
board.c
xilinx: Add support for ENV_VARS_UBOOT_RUNTIME_CONFIG
2020-08-20 09:49:20 +02:00
bootimg.c
common: Drop log.h from common header
2020-05-18 21:19:18 -04:00
cmds.c
fpga: zynqpl: Add zynq aes load & loadp commands
2020-06-24 13:07:58 +02:00
Kconfig
xilinx: zynq: Add support to secure images
2018-07-19 10:49:54 +02:00
MAINTAINERS
ARM: zynq: Rename defconfig to be align with ZynqMP and Versal
2020-02-28 12:15:11 +01:00
Makefile
arm: xilinx: Fill DEVICE_TREE directly in Makefiles
2020-02-28 12:15:11 +01:00
xil_io.h
…
zynq-cse-nand
ARM: zynq: Wire SPL configuration for cse nor/nand targets
2018-11-29 10:31:02 +01:00
zynq-cse-nor
ARM: zynq: Wire SPL configuration for cse nor/nand targets
2018-11-29 10:31:02 +01:00
zynq-cse-qspi-single
…