1
0
mirror of https://xff.cz/git/u-boot/ synced 2026-01-01 13:17:11 +01:00
Files
u-boot-megous/include
Parthiban Nallathambi d8d33b6d4d imx: Add variscite DART-6UL Evaluation Kit
Port for the DART-6UL Evaluation Kit SBC. Based on the variscite
DART-6UL iMX6ULL SoM.

CPU:   Freescale i.MX6ULL rev1.1 900 MHz (running at 396 MHz)
CPU:   Commercial temperature grade (0C to 95C) at 43C
Reset cause: POR
Model: Variscite DART-6UL Evaluation Kit
Board: Variscite DART-6UL Evaluation Kit
DRAM:  512 MiB
MMC:   FSL_SDHC: 0, FSL_SDHC: 1
In:    serial@02020000
Out:   serial@02020000
Err:   serial@02020000
Net:   FEC0

Working:
 - Eth0
 - i2c
 - MMC/SD
 - eMMC
 - USB host
 - UART 1

Note: LCDIF porting needs DM_VIDEO
https://lists.denx.de/pipermail/u-boot/2019-April/365506.html

Signed-off-by: Parthiban Nallathambi <parthitce@gmail.com>
2019-04-25 19:16:24 +02:00
..
2019-04-21 10:26:52 +02:00
2018-11-27 21:06:53 +05:30
2018-11-14 09:16:27 -08:00
2018-09-29 11:49:35 -06:00
2019-02-13 09:40:05 +01:00
2018-09-10 20:48:16 -04:00
2018-12-07 08:13:45 -05:00
2018-12-07 08:13:45 -05:00
2019-04-22 12:06:39 -04:00
2018-07-26 14:08:22 -05:00
2018-09-23 21:55:30 +02:00
2019-02-20 15:27:09 +08:00
2018-06-13 07:49:12 -04:00
2018-12-06 23:26:32 -05:00
2019-02-09 12:50:22 -07:00
2018-10-22 13:01:27 +02:00
2019-01-01 14:12:18 +01:00
2019-02-09 07:50:58 -05:00
2018-12-05 06:01:35 -07:00
2018-04-06 17:04:33 -04:00
2019-02-02 08:19:17 -05:00
2018-09-18 00:01:18 -06:00
2018-10-02 22:12:32 +05:30
2019-04-12 08:05:52 -04:00
2018-10-09 04:40:27 -06:00
2018-12-05 06:06:44 -07:00
2018-10-07 11:04:01 -04:00
2018-07-19 16:31:37 -04:00
2019-02-01 16:59:12 +01:00
2018-07-20 15:55:05 -04:00
2018-10-09 04:40:27 -06:00
2018-09-28 18:26:32 +02:00