1
0
mirror of https://xff.cz/git/u-boot/ synced 2026-02-04 23:56:35 +01:00
Files
u-boot-megous/drivers
Hai Pham c287c184ae clk: renesas: Handle E3/D3 RPCSRC clock
The RPCSRC clock divider on R-Car D3 is very similar to the one on R-Car
E3, but uses a different pre-divider for the PLL0 parent.  Add a new
macro to describe it, reusing the existing clock type for R-Car E3.

As both E3/D3 RPCSRC clock divider are different from the rest of R-Car
Gen3, keep the original implementation from Linux.

Based on Linux commit 40745482eec8 ("clk: renesas: r8a774c0: Add RPC
clocks") by Lad Prabhakar and 9d18f81b3535 ("clk: renesas: r8a77995: Add
RPC clocks") by Geert Uytterhoeven.

Signed-off-by: Hai Pham <hai.pham.ud@renesas.com>
Signed-off-by: Marek Vasut <marek.vasut+renesas@mailbox.org> # Add D3 tweaks
2023-02-02 01:49:20 +01:00
..
2021-10-05 08:50:15 -04:00
2022-09-16 11:05:16 -04:00
2023-01-11 15:02:24 -05:00
2022-01-13 07:57:49 -05:00
2022-01-13 07:57:49 -05:00
2023-01-27 14:47:58 -05:00
2023-01-20 12:27:24 -05:00
2023-01-24 13:55:05 +01:00
2022-10-11 16:03:03 -04:00
2022-11-02 13:58:17 -04:00