mirror of
https://xff.cz/git/u-boot/
synced 2025-10-31 18:35:42 +01:00
95a077217b
Since commit 7b3b74d321 ("serial: serial_stm32: Enable overrun")
on STM32F7xx based boards, the first lines of serial output are
missing during boot (we no more see the U-Boot release version,
board model and DRAM size).
By enabling the uart FIFO on STM32F7, the complete U-boot log
can be sent correctly.
Signed-off-by: Patrice Chotard <patrice.chotard@st.com>
80 lines
1.9 KiB
C
80 lines
1.9 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* Copyright (C) 2016, STMicroelectronics - All Rights Reserved
|
|
* Author(s): Vikas Manocha, <vikas.manocha@st.com> for STMicroelectronics.
|
|
*/
|
|
|
|
#ifndef _SERIAL_STM32_
|
|
#define _SERIAL_STM32_
|
|
|
|
#define CR1_OFFSET(x) (x ? 0x0c : 0x00)
|
|
#define CR3_OFFSET(x) (x ? 0x14 : 0x08)
|
|
#define BRR_OFFSET(x) (x ? 0x08 : 0x0c)
|
|
#define ISR_OFFSET(x) (x ? 0x00 : 0x1c)
|
|
|
|
#define ICR_OFFSET 0x20
|
|
|
|
/*
|
|
* STM32F4 has one Data Register (DR) for received or transmitted
|
|
* data, so map Receive Data Register (RDR) and Transmit Data
|
|
* Register (TDR) at the same offset
|
|
*/
|
|
#define RDR_OFFSET(x) (x ? 0x04 : 0x24)
|
|
#define TDR_OFFSET(x) (x ? 0x04 : 0x28)
|
|
|
|
struct stm32_uart_info {
|
|
u8 uart_enable_bit; /* UART_CR1_UE */
|
|
bool stm32f4; /* true for STM32F4, false otherwise */
|
|
bool has_fifo;
|
|
};
|
|
|
|
struct stm32_uart_info stm32f4_info = {
|
|
.stm32f4 = true,
|
|
.uart_enable_bit = 13,
|
|
.has_fifo = false,
|
|
};
|
|
|
|
struct stm32_uart_info stm32f7_info = {
|
|
.uart_enable_bit = 0,
|
|
.stm32f4 = false,
|
|
.has_fifo = true,
|
|
};
|
|
|
|
struct stm32_uart_info stm32h7_info = {
|
|
.uart_enable_bit = 0,
|
|
.stm32f4 = false,
|
|
.has_fifo = true,
|
|
};
|
|
|
|
/* Information about a serial port */
|
|
struct stm32x7_serial_platdata {
|
|
fdt_addr_t base; /* address of registers in physical memory */
|
|
struct stm32_uart_info *uart_info;
|
|
unsigned long int clock_rate;
|
|
};
|
|
|
|
#define USART_CR1_FIFOEN BIT(29)
|
|
#define USART_CR1_M1 BIT(28)
|
|
#define USART_CR1_OVER8 BIT(15)
|
|
#define USART_CR1_M0 BIT(12)
|
|
#define USART_CR1_PCE BIT(10)
|
|
#define USART_CR1_PS BIT(9)
|
|
#define USART_CR1_TE BIT(3)
|
|
#define USART_CR1_RE BIT(2)
|
|
|
|
#define USART_CR3_OVRDIS BIT(12)
|
|
|
|
#define USART_ISR_TXE BIT(7)
|
|
#define USART_ISR_RXNE BIT(5)
|
|
#define USART_ISR_ORE BIT(3)
|
|
#define USART_ISR_PE BIT(0)
|
|
|
|
#define USART_BRR_F_MASK GENMASK(7, 0)
|
|
#define USART_BRR_M_SHIFT 4
|
|
#define USART_BRR_M_MASK GENMASK(15, 4)
|
|
|
|
#define USART_ICR_ORECF BIT(3)
|
|
#define USART_ICR_PCECF BIT(0)
|
|
|
|
#endif
|