mirror of
https://xff.cz/git/u-boot/
synced 2025-10-08 19:55:12 +02:00
2b82768d55
dt-schema is forcing some rules for node names that's why align them with it. Labels are not changing that's why this change is not breaking any other board specific DTSes. Signed-off-by: Michal Simek <michal.simek@amd.com> Link: https://lore.kernel.org/r/102d9499e9bab12f89dbf9ceaa49a11d685146b3.1721054306.git.michal.simek@amd.com
65 lines
1.1 KiB
Plaintext
65 lines
1.1 KiB
Plaintext
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* dts file for Xilinx Versal NET Mini eMMC Configuration
|
|
*
|
|
* (C) Copyright 2023, Advanced Micro Devices, Inc.
|
|
*
|
|
* Michal Simek <michal.simek@amd.com>
|
|
* Ashok Reddy Soma <ashok.reddy.soma@amd.com>
|
|
*/
|
|
|
|
/dts-v1/;
|
|
|
|
/ {
|
|
compatible = "xlnx,versal-net-mini";
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
model = "Xilinx Versal NET MINI eMMC";
|
|
|
|
aliases {
|
|
serial0 = &dcc;
|
|
mmc0 = &sdhci1;
|
|
};
|
|
|
|
chosen {
|
|
stdout-path = "serial0:115200";
|
|
};
|
|
|
|
memory@0 {
|
|
device_type = "memory";
|
|
reg = <0 0 0 0x20000000>;
|
|
};
|
|
|
|
clk200: clk200 {
|
|
compatible = "fixed-clock";
|
|
#clock-cells = <0>;
|
|
clock-frequency = <200000000>;
|
|
};
|
|
|
|
dcc: dcc {
|
|
compatible = "arm,dcc";
|
|
status = "okay";
|
|
bootph-all;
|
|
};
|
|
|
|
amba: axi {
|
|
bootph-all;
|
|
compatible = "simple-bus";
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
ranges;
|
|
|
|
sdhci1: mmc@f1050000 {
|
|
compatible = "xlnx,versal-net-emmc";
|
|
status = "okay";
|
|
non-removable;
|
|
disable-wp;
|
|
bus-width = <8>;
|
|
reg = <0 0xf1050000 0 0x10000>;
|
|
clock-names = "clk_xin", "clk_ahb";
|
|
clocks = <&clk200>, <&clk200>;
|
|
xlnx,mio-bank = <0>;
|
|
};
|
|
};
|
|
};
|