mirror of
https://xff.cz/git/u-boot/
synced 2025-09-03 17:52:07 +02:00
Per AN3221 (MPC5200B SDRAM Initialization and Configuration), the SDelay register must be written a value of 0x00000004 as the first step of the SDRAM contorller configuration. Signed-off-by: Bartlomiej Sieka <tur@semihalf.com>