1
0
mirror of https://xff.cz/git/u-boot/ synced 2026-01-28 13:19:22 +01:00
Files
u-boot-megous/drivers/serial
Michal Simek 9b7aac7536 clk: zynq: Add dummy clock enable function
A lot of Xilinx drivers are checking -ENOSYS which means that clock driver
doesn't have enable function. Remove this checking from drivers and create
dummy enable function as was done for clk_fixed_rate driver by
commit 6bf6d81c11 ("clk: fixed_rate: add dummy enable() function").

Signed-off-by: Michal Simek <michal.simek@xilinx.com>
2021-02-23 14:56:59 +01:00
..
2019-05-10 22:43:18 +02:00
2020-10-22 09:54:53 -04:00