1
0
mirror of https://xff.cz/git/u-boot/ synced 2026-01-28 13:19:22 +01:00
Files
u-boot-megous/drivers/net
Michal Simek 9b7aac7536 clk: zynq: Add dummy clock enable function
A lot of Xilinx drivers are checking -ENOSYS which means that clock driver
doesn't have enable function. Remove this checking from drivers and create
dummy enable function as was done for clk_fixed_rate driver by
commit 6bf6d81c11 ("clk: fixed_rate: add dummy enable() function").

Signed-off-by: Michal Simek <michal.simek@xilinx.com>
2021-02-23 14:56:59 +01:00
..
2021-01-05 16:20:26 -05:00
2010-07-12 00:14:29 -07:00
2020-12-18 20:32:21 -07:00
2020-12-18 20:32:21 -07:00
2018-07-26 14:08:21 -05:00
2019-08-09 23:15:01 +02:00