Tom Rini
cbe607b920
Merge tag 'xilinx-for-v2021.04-rc3' of https://gitlab.denx.de/u-boot/custodians/u-boot-microblaze
...
Xilinx changes for v2021.04-rc3
qspi:
- Support for dual/quad mode
- Fix speed handling
clk:
- Add clock enable function for zynq/zynqmp/versal
gem:
- Enable clock for Versal
- Fix error path
- Fix mdio deregistration path
fpga:
- Fix buffer alignment for ZynqMP
xilinx:
- Fix reset reason clearing in ZynqMP
- Show silicon version in SPL for Zynq/ZynqMP
- Fix DTB selection for ZynqMP
- Rename zc1275 to zcu1275 to match DT name
2021-02-23 10:45:55 -05:00
..
2021-02-02 15:33:42 -05:00
2021-02-02 15:33:42 -05:00
2021-02-15 10:16:45 -05:00
2020-12-13 08:00:25 -07:00
2021-01-23 13:40:29 +01:00
2021-01-30 14:25:41 -07:00
2020-10-26 09:27:13 +08:00
2021-01-18 15:14:13 -05:00
2021-01-13 07:32:02 -05:00
2021-01-18 11:06:38 +08:00
2021-01-24 21:39:26 +01:00
2020-12-13 08:00:25 -07:00
2020-12-13 08:00:25 -07:00
2021-02-02 15:33:42 -05:00
2021-02-02 15:33:42 -05:00
2021-01-05 12:26:35 -07:00
2021-01-25 21:52:01 +00:00
2020-05-18 21:19:18 -04:00
2021-02-22 11:39:48 +05:30
2020-12-13 08:00:25 -07:00
2020-12-13 08:00:25 -07:00
2020-12-13 16:51:09 -07:00
2020-12-13 16:51:09 -07:00
2021-01-05 12:24:40 -07:00
2021-02-02 15:33:42 -05:00
2021-02-02 15:33:42 -05:00
2020-08-24 11:03:26 +02:00
2021-01-12 10:58:04 +05:30
2021-01-12 10:58:04 +05:30
2020-09-30 11:55:23 -04:00
2021-01-13 09:52:58 +01:00
2021-01-13 09:52:58 +01:00
2021-02-15 10:16:45 -05:00
2021-02-23 14:56:59 +01:00
2020-12-13 08:00:25 -07:00
2021-02-23 10:45:55 -05:00
2021-02-23 14:56:59 +01:00
2020-12-13 08:00:25 -07:00
2020-08-24 11:03:26 +02:00
2021-01-12 10:21:41 +05:30
2020-08-24 11:03:26 +02:00
2020-08-24 11:03:26 +02:00
2020-12-13 08:00:25 -07:00
2020-10-22 11:26:14 -04:00
2021-02-02 15:33:42 -05:00
2021-01-05 12:24:41 -07:00
2020-12-13 08:00:25 -07:00
2021-01-18 11:06:38 +08:00
2021-01-18 11:06:38 +08:00
2021-02-02 15:33:42 -05:00
2020-05-18 21:19:23 -04:00