1
0
mirror of https://xff.cz/git/u-boot/ synced 2026-01-06 13:59:19 +01:00
Files
u-boot-megous/include/configs
Dalon Westergreen 9773ebcfbc Makefile: socfpga: Add target to generate hex output for combined spl and dtb
Add target to Makefile to generate "u-boot-spl-dtb.hex" for Intel
SOCFPGA SOC64 devices (Stratix 10 and Agilex). "u-boot-spl-dtb.hex"
is hex formatted spl with and offset of CONFIG_SPL_TEXT_BASE. It
combines the spl image and dtb. "u-boot-spl-dtb.hex" is needed to
generate the final configuration bitstream for Intel SOCFPGA SOC64
devices.

Signed-off-by: Dalon Westergreen <dalon.westergreen@intel.com>
Signed-off-by: Siew Chin Lim <elly.siew.chin.lim@intel.com>
2021-03-08 10:59:12 +08:00
..
2020-04-28 15:57:58 -04:00
2020-12-18 16:16:36 +05:30
2020-07-28 16:18:10 -04:00
2020-01-14 22:15:21 +01:00
2020-08-23 13:06:36 -04:00
2020-04-28 15:57:58 -04:00
2020-04-28 15:57:58 -04:00
2020-08-23 13:06:36 -04:00
2020-01-14 22:15:21 +01:00
2020-04-28 15:57:58 -04:00
2020-10-22 11:26:14 -04:00
2020-07-28 16:18:06 -04:00
2019-12-23 14:06:47 +05:30
2021-02-08 14:01:16 +05:30
2020-04-28 15:57:58 -04:00
2021-02-04 20:37:56 +05:30
2020-06-29 22:36:35 +02:00
2020-06-26 10:29:06 -04:00
2020-07-17 08:47:29 -04:00
2021-03-01 10:21:36 +01:00
2021-03-01 10:21:36 +01:00
2020-08-23 13:06:36 -04:00
2020-04-28 15:57:58 -04:00
2020-04-28 15:57:58 -04:00
2020-07-25 11:24:02 +02:00
2019-12-23 14:06:47 +05:30
2019-12-23 14:06:47 +05:30
2020-06-26 10:29:05 -04:00
2020-09-23 00:14:56 +02:00
2020-06-26 10:29:06 -04:00
2020-08-23 13:06:36 -04:00
2020-07-17 08:47:29 -04:00