1
0
mirror of https://xff.cz/git/u-boot/ synced 2025-09-26 04:51:17 +02:00
Files
u-boot-megous/include
Lokesh Vutla 97405d843e ARM: DRA7xx: clocks: Update PLL values
Update PLL values.
SYS_CLKSEL value for 20MHz is changed to 2. In other platforms
SYS_CLKSEL value 2 represents reserved. But in sys_clk array
ind 1 is used for 13Mhz. Since other platforms are not using
13Mhz, reusing index 1 for 20MHz.

Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com>
Signed-off-by: Sricharan R <r.sricharan@ti.com>
2013-06-10 08:43:10 -04:00
..
2013-04-01 16:33:52 -04:00
2013-04-01 16:33:52 -04:00
2013-02-20 16:48:17 +09:00
2013-05-05 17:55:05 +02:00
2012-08-09 23:42:20 +02:00
2012-05-15 08:31:37 +02:00
2012-11-02 15:20:41 -07:00
2013-04-01 16:33:52 -04:00
2013-05-14 15:37:24 -04:00
2012-12-06 13:56:39 -07:00
2012-03-27 22:05:28 +02:00
2013-03-12 23:28:40 +01:00
2013-04-28 11:07:40 +02:00
2012-12-11 13:17:34 -07:00
2013-02-19 17:01:26 -05:00
2013-05-14 16:00:26 -05:00
2012-10-22 14:31:25 -05:00
2012-05-15 08:31:34 +02:00
2013-04-28 11:07:40 +02:00
2012-11-27 09:41:10 -07:00
2013-03-29 20:10:42 +09:00
2013-01-08 10:54:33 +09:00
2012-11-15 21:08:20 +09:00
2013-03-15 16:14:00 -04:00
2012-05-25 09:15:10 +02:00
2013-04-01 16:33:52 -04:00
2012-10-26 16:28:07 +02:00
2012-10-23 15:23:26 -05:00
2012-11-04 11:00:36 -07:00
2013-05-10 08:25:55 -04:00
2013-04-01 16:33:52 -04:00
2012-11-27 17:26:48 -06:00
2013-05-10 08:25:56 -04:00
2012-11-10 19:45:58 +08:00
2013-04-01 16:33:52 -04:00
2012-05-15 08:31:40 +02:00
2013-04-12 14:13:13 -07:00
2013-04-12 14:13:13 -07:00
2012-05-15 08:31:37 +02:00
2013-05-10 08:25:54 -04:00
2013-04-01 16:33:52 -04:00
2012-10-15 11:53:59 -07:00
2013-04-01 16:33:52 -04:00