mirror of
				https://xff.cz/git/u-boot/
				synced 2025-10-31 10:26:10 +01:00 
			
		
		
		
	CPU: Freescale i.MX6DL rev1.1 at 792 MHz Board: aristaitenos I2C: ready DRAM: 1 GiB NAND: 512 MiB MMC: FSL_SDHC: 0, FSL_SDHC: 1 SF: Detected N25Q128 with page size 256 Bytes, erase size 64 KiB, total 16 MiB Display: lb07wv8 (800x480) - UART5 is console - MMC 0 and 1 - USB 0 and 1 - boot from mmc0 and spi nor flash - Splash screen support Signed-off-by: Heiko Schocher <hs@denx.de> Cc: Stefano Babic <sbabic@denx.de>
		
			
				
	
	
		
			62 lines
		
	
	
		
			1.9 KiB
		
	
	
	
		
			INI
		
	
	
	
	
	
			
		
		
	
	
			62 lines
		
	
	
		
			1.9 KiB
		
	
	
	
		
			INI
		
	
	
	
	
	
| /*
 | |
|  * Copyright (C) 2013 Boundary Devices
 | |
|  *
 | |
|  * SPDX-License-Identifier:	GPL-2.0+
 | |
|  *
 | |
|  * Device Configuration Data (DCD)
 | |
|  *
 | |
|  * Each entry must have the format:
 | |
|  * Addr-type           Address        Value
 | |
|  *
 | |
|  * where:
 | |
|  *      Addr-type register length (1,2 or 4 bytes)
 | |
|  *      Address   absolute address of the register
 | |
|  *      value     value to be stored in the register
 | |
|  */
 | |
| 
 | |
| /* DDR IO TYPE */
 | |
| DATA 4, MX6_IOM_GRP_DDR_TYPE, 0x000C0000
 | |
| DATA 4, MX6_IOM_GRP_DDRPKE, 0x00000000
 | |
| /* Clock */
 | |
| DATA 4, MX6_IOM_DRAM_SDCLK_0, 0x00000030
 | |
| DATA 4, MX6_IOM_DRAM_SDCLK_1, 0x00000030
 | |
| /* Address */
 | |
| DATA 4, MX6_IOM_DRAM_CAS, 0x00000030
 | |
| DATA 4, MX6_IOM_DRAM_RAS, 0x00000030
 | |
| DATA 4, MX6_IOM_GRP_ADDDS, 0x00000030
 | |
| /* Control */
 | |
| DATA 4, MX6_IOM_DRAM_RESET, 0x00000030
 | |
| DATA 4, MX6_IOM_DRAM_SDCKE0, 0x00003000
 | |
| DATA 4, MX6_IOM_DRAM_SDCKE1, 0x00003000
 | |
| DATA 4, MX6_IOM_DRAM_SDBA2, 0x00000000
 | |
| DATA 4, MX6_IOM_DRAM_SDODT0, 0x00003030
 | |
| DATA 4, MX6_IOM_DRAM_SDODT1, 0x00003030
 | |
| DATA 4, MX6_IOM_GRP_CTLDS, 0x00000030
 | |
| /* Data Strobe */
 | |
| DATA 4, MX6_IOM_DDRMODE_CTL, 0x00020000
 | |
| DATA 4, MX6_IOM_DRAM_SDQS0, 0x00000030
 | |
| DATA 4, MX6_IOM_DRAM_SDQS1, 0x00000030
 | |
| DATA 4, MX6_IOM_DRAM_SDQS2, 0x00000030
 | |
| DATA 4, MX6_IOM_DRAM_SDQS3, 0x00000030
 | |
| DATA 4, MX6_IOM_DRAM_SDQS4, 0x00000030
 | |
| DATA 4, MX6_IOM_DRAM_SDQS5, 0x00000030
 | |
| DATA 4, MX6_IOM_DRAM_SDQS6, 0x00000030
 | |
| DATA 4, MX6_IOM_DRAM_SDQS7, 0x00000030
 | |
| DATA 4, MX6_IOM_GRP_DDRMODE, 0x00020000
 | |
| DATA 4, MX6_IOM_GRP_B0DS, 0x00000030
 | |
| DATA 4, MX6_IOM_GRP_B1DS, 0x00000030
 | |
| DATA 4, MX6_IOM_GRP_B2DS, 0x00000030
 | |
| DATA 4, MX6_IOM_GRP_B3DS, 0x00000030
 | |
| DATA 4, MX6_IOM_GRP_B4DS, 0x00000030
 | |
| DATA 4, MX6_IOM_GRP_B5DS, 0x00000030
 | |
| DATA 4, MX6_IOM_GRP_B6DS, 0x00000030
 | |
| DATA 4, MX6_IOM_GRP_B7DS, 0x00000030
 | |
| DATA 4, MX6_IOM_DRAM_DQM0, 0x00000030
 | |
| DATA 4, MX6_IOM_DRAM_DQM1, 0x00000030
 | |
| DATA 4, MX6_IOM_DRAM_DQM2, 0x00000030
 | |
| DATA 4, MX6_IOM_DRAM_DQM3, 0x00000030
 | |
| DATA 4, MX6_IOM_DRAM_DQM4, 0x00000030
 | |
| DATA 4, MX6_IOM_DRAM_DQM5, 0x00000030
 | |
| DATA 4, MX6_IOM_DRAM_DQM6, 0x00000030
 | |
| DATA 4, MX6_IOM_DRAM_DQM7, 0x00000030
 |