Heinrich Schuchardt 6b0520c939 cmd: sbi: add support for Debug Trigger Extension ...

Detect and show if the SBI implements the Debug Trigger Extension.

Signed-off-by: Heinrich Schuchardt <heinrich.schuchardt@canonical.com>
Reviewed-by: Leo Yu-Chi Liang <ycliang@andestech.com>

2024-01-31 16:52:30 +08:00

..

arch-andes

andes: cpu: Enable cache and TLB ECC support

2023-12-27 17:29:07 +08:00

arch-fu540

board: sifive: use ccache driver instead of helper function

2021-09-07 10:34:29 +08:00

arch-fu740

board: sifive: spl: Initialized the PWM setting in the SPL stage

2024-01-31 16:52:24 +08:00

arch-generic

dm: treewide: Rename ..._platdata variables to just ..._plat

2020-12-13 16:51:09 -07:00

arch-jh7110

riscv: cpu: jh7110: Add gpio helper macros

2023-11-02 15:44:56 +08:00

acpi_table.h

acpi: Add missing RISC-V acpi_table header

2023-08-02 11:02:33 +08:00

asm.h

…

atomic.h

riscv: add generic link for <asm/atomic.h>

2023-07-06 17:28:08 +08:00

barrier.h

…

bitops.h

riscv: define test_and_{set,clear}_bit in asm/bitops.h

2023-07-06 17:28:08 +08:00

byteorder.h

…

cache.h

riscv: lib: modify the indent

2021-09-07 10:34:29 +08:00

config.h

Convert CONFIG_SYS_BOOT_RAMDISK_HIGH to Kconfig

2022-07-07 14:01:09 -04:00

csr.h

andes: csr.h: Clean up CSR definition

2023-12-27 17:29:07 +08:00

dma-mapping.h

riscv: Remove common.h usage

2023-10-24 16:34:45 -04:00

encoding.h

global: Finish CONFIG -> CFG migration

2023-01-20 12:27:24 -05:00

global_data.h

riscv: add ACPI fields to global data

2024-01-07 13:49:15 -07:00

gpio.h

…

io.h

riscv: io.h: Fix signatures of reads/writes functions

2023-11-28 16:19:06 -05:00

linkage.h

…

posix_types.h

…

processor.h

…

ptrace.h

…

sbi.h

cmd: sbi: add support for Debug Trigger Extension

2024-01-31 16:52:30 +08:00

sections.h

…

setjmp.h

…

smp.h

riscv: Remove common.h usage

2023-10-24 16:34:45 -04:00

spl.h

common: spl: Add spl NVMe boot support

2023-06-19 17:47:41 -04:00

string.h

riscv: Add Zbb support for building U-Boot

2023-10-19 17:29:50 +08:00

syscon.h

riscv: Rename SiFive CLINT to RISC-V ALINT

2023-07-12 13:21:40 +08:00

system.h

event: Convert existing spy records to simple

2023-08-31 13:16:54 -04:00

types.h

riscv: Change phys_addr_t and phys_size_t to 64-bit

2021-02-03 03:38:41 -07:00

u-boot-riscv.h

…

u-boot.h

…

unaligned.h

…