mirror of
https://xff.cz/git/u-boot/
synced 2025-10-30 18:05:48 +01:00
46fa23f9ee
Now that all of the variants use the same bind/probe functions and ops, there is no need to have a separate driver for each variant. Since most SoCs contain two variants (the main CCU and PRCM CCU), this saves a bit of firmware size and RAM. Signed-off-by: Samuel Holland <samuel@sholland.org> Reviewed-by: Andre Przywara <andre.przywara@arm.com> [Andre: add F1C100s support] Signed-off-by: Andre Przywara <andre.przywara@arm.com>
73 lines
2.2 KiB
C
73 lines
2.2 KiB
C
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
|
/*
|
|
* Copyright (C) 2018 Amarula Solutions.
|
|
* Author: Jagan Teki <jagan@amarulasolutions.com>
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <clk-uclass.h>
|
|
#include <dm.h>
|
|
#include <errno.h>
|
|
#include <clk/sunxi.h>
|
|
#include <dt-bindings/clock/sun4i-a10-ccu.h>
|
|
#include <dt-bindings/reset/sun4i-a10-ccu.h>
|
|
#include <linux/bitops.h>
|
|
|
|
static struct ccu_clk_gate a10_gates[] = {
|
|
[CLK_AHB_OTG] = GATE(0x060, BIT(0)),
|
|
[CLK_AHB_EHCI0] = GATE(0x060, BIT(1)),
|
|
[CLK_AHB_OHCI0] = GATE(0x060, BIT(2)),
|
|
[CLK_AHB_EHCI1] = GATE(0x060, BIT(3)),
|
|
[CLK_AHB_OHCI1] = GATE(0x060, BIT(4)),
|
|
[CLK_AHB_MMC0] = GATE(0x060, BIT(8)),
|
|
[CLK_AHB_MMC1] = GATE(0x060, BIT(9)),
|
|
[CLK_AHB_MMC2] = GATE(0x060, BIT(10)),
|
|
[CLK_AHB_MMC3] = GATE(0x060, BIT(11)),
|
|
[CLK_AHB_EMAC] = GATE(0x060, BIT(17)),
|
|
[CLK_AHB_SPI0] = GATE(0x060, BIT(20)),
|
|
[CLK_AHB_SPI1] = GATE(0x060, BIT(21)),
|
|
[CLK_AHB_SPI2] = GATE(0x060, BIT(22)),
|
|
[CLK_AHB_SPI3] = GATE(0x060, BIT(23)),
|
|
|
|
[CLK_AHB_GMAC] = GATE(0x064, BIT(17)),
|
|
|
|
[CLK_APB0_PIO] = GATE(0x068, BIT(5)),
|
|
|
|
[CLK_APB1_I2C0] = GATE(0x06c, BIT(0)),
|
|
[CLK_APB1_I2C1] = GATE(0x06c, BIT(1)),
|
|
[CLK_APB1_I2C2] = GATE(0x06c, BIT(2)),
|
|
[CLK_APB1_I2C3] = GATE(0x06c, BIT(3)),
|
|
[CLK_APB1_I2C4] = GATE(0x06c, BIT(15)),
|
|
[CLK_APB1_UART0] = GATE(0x06c, BIT(16)),
|
|
[CLK_APB1_UART1] = GATE(0x06c, BIT(17)),
|
|
[CLK_APB1_UART2] = GATE(0x06c, BIT(18)),
|
|
[CLK_APB1_UART3] = GATE(0x06c, BIT(19)),
|
|
[CLK_APB1_UART4] = GATE(0x06c, BIT(20)),
|
|
[CLK_APB1_UART5] = GATE(0x06c, BIT(21)),
|
|
[CLK_APB1_UART6] = GATE(0x06c, BIT(22)),
|
|
[CLK_APB1_UART7] = GATE(0x06c, BIT(23)),
|
|
|
|
[CLK_SPI0] = GATE(0x0a0, BIT(31)),
|
|
[CLK_SPI1] = GATE(0x0a4, BIT(31)),
|
|
[CLK_SPI2] = GATE(0x0a8, BIT(31)),
|
|
|
|
[CLK_USB_OHCI0] = GATE(0x0cc, BIT(6)),
|
|
[CLK_USB_OHCI1] = GATE(0x0cc, BIT(7)),
|
|
[CLK_USB_PHY] = GATE(0x0cc, BIT(8)),
|
|
|
|
[CLK_SPI3] = GATE(0x0d4, BIT(31)),
|
|
};
|
|
|
|
static struct ccu_reset a10_resets[] = {
|
|
[RST_USB_PHY0] = RESET(0x0cc, BIT(0)),
|
|
[RST_USB_PHY1] = RESET(0x0cc, BIT(1)),
|
|
[RST_USB_PHY2] = RESET(0x0cc, BIT(2)),
|
|
};
|
|
|
|
const struct ccu_desc a10_ccu_desc = {
|
|
.gates = a10_gates,
|
|
.resets = a10_resets,
|
|
.num_gates = ARRAY_SIZE(a10_gates),
|
|
.num_resets = ARRAY_SIZE(a10_resets),
|
|
};
|