1
0
mirror of https://xff.cz/git/u-boot/ synced 2025-09-01 16:52:14 +02:00
Files
u-boot-megous/common
Ondrej Jirman c1403bd080 spl: Try loading bitstream first, before falling back to fpga_load
There's no other way to load bitstream file to Zynq 7000 via SPL
otherwise, and SPL just reports:

  zynq_validate_bitstream: Bitstream is not validated yet (diff 6c)
  spl_fit_upload_fpga: Cannot load the image to the FPGA

This is similar to code in boot/image-board.c

Signed-off-by: Ondrej Jirman <megi@xff.cz>
2024-04-25 16:47:32 +02:00
..
2023-11-14 20:04:01 -07:00
2024-03-20 17:13:05 -04:00
2022-11-02 08:42:03 +01:00
2013-04-01 16:33:52 -04:00
2022-01-19 18:11:34 +01:00
2022-08-04 16:18:47 -04:00
2024-03-07 09:23:10 -05:00
2024-02-13 15:38:49 -05:00
2024-02-13 15:38:49 -05:00
2023-06-23 14:38:16 -04:00
2023-11-29 09:32:15 -05:00
2023-10-09 15:24:31 -04:00
2023-05-13 09:52:32 -04:00