Simon Glass 5bee27aa41
pci: Add support for p2sb uclass ...
The Primary-to-Sideband bus (P2SB) is used to access various peripherals
through memory-mapped I/O in a large chunk of PCI space. The space is
segmented into different channels and peripherals are accessed by
device-specific means within those channels. Devices should be added in
the device tree as subnodes of the p2sb.
This adds a uclass and enables it for sandbox.
Signed-off-by: Simon Glass <sjg@chromium.org >
Reviewed-by: Bin Meng <bmeng.cn@gmail.com >
2019-12-15 11:44:11 +08:00
2019-12-02 18:24:58 -05:00
2019-12-03 08:43:24 -05:00
2019-12-02 18:24:58 -05:00
2019-12-09 10:32:08 -05:00
2019-12-15 08:52:29 +08:00
2019-12-02 18:23:09 -05:00
2019-12-02 18:24:58 -05:00
2019-12-02 18:23:55 -05:00
2019-12-04 17:10:51 -05:00
2019-12-09 09:47:43 -06:00
2019-12-03 23:04:10 -05:00
2019-12-02 18:25:01 -05:00
2019-12-02 18:24:58 -05:00
2019-12-15 08:52:29 +08:00
2019-12-15 11:44:08 +08:00
2019-11-19 17:43:04 -05:00
2019-12-02 18:23:13 -05:00
2019-12-15 11:44:11 +08:00
2019-12-15 08:52:29 +08:00
2019-12-04 17:10:51 -05:00
2019-12-15 08:52:29 +08:00
2019-12-02 18:24:58 -05:00
2019-10-08 13:57:48 +08:00
2019-12-15 08:52:29 +08:00
2019-10-31 07:22:53 -04:00
2019-12-15 11:44:09 +08:00
2019-12-15 11:44:11 +08:00
2019-12-06 00:06:23 +08:00
2019-12-02 18:23:08 -05:00
2019-11-17 17:22:53 +08:00
2019-12-02 18:24:58 -05:00
2019-11-01 16:45:40 +03:00
2019-12-06 16:44:19 -05:00
2019-10-23 20:47:12 -04:00
2019-12-10 05:54:55 -07:00
2019-09-13 11:56:08 -04:00
2019-12-02 18:23:13 -05:00
2019-12-15 08:52:29 +08:00
2019-10-08 13:57:46 +08:00
2019-12-05 10:28:38 -05:00
2019-12-15 11:44:10 +08:00
2019-12-15 08:52:29 +08:00
2019-10-23 20:47:12 -04:00
2019-12-02 18:25:02 -05:00
2019-12-06 16:38:51 +01:00
2019-10-31 07:22:53 -04:00
2019-11-03 17:04:16 +01:00
2019-10-23 20:47:12 -04:00
2019-12-15 11:44:11 +08:00
5bee27aa41