mirror of
https://xff.cz/git/u-boot/
synced 2025-10-02 07:51:17 +02:00
4b2fd720a7
This change is to remove a halt at about 200KiB while sending a large(1MiB) binary to a micro controller using USART1. USART1 is connected to a PC via an on-board ST-Link debugger that also functions as a USB-Serial converter. However, it seems to loss some data occasionally. So I changed the serial port to USART6 and connected it to the PC using an FTDI USB-Serial cable, therefore the transmission was successfully completed. Signed-off-by: Toshifumi NISHINAGA <tnishinaga.dev@gmail.com>
41 lines
768 B
C
41 lines
768 B
C
/*
|
|
* (C) Copyright 2016
|
|
* Vikas Manocha, ST Micoelectronics, vikas.manocha@st.com.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef __ASM_ARM_ARCH_PERIPH_H
|
|
#define __ASM_ARM_ARCH_PERIPH_H
|
|
|
|
/*
|
|
* Peripherals required for pinmux configuration. List will
|
|
* grow with support for more devices getting added.
|
|
* Numbering based on interrupt table.
|
|
*
|
|
*/
|
|
enum periph_id {
|
|
UART1_GPIOA_9_10 = 0,
|
|
UART2_GPIOD_5_6,
|
|
UART6_GPIOC_6_7,
|
|
};
|
|
|
|
enum periph_clock {
|
|
USART1_CLOCK_CFG = 0,
|
|
USART2_CLOCK_CFG,
|
|
USART6_CLOCK_CFG,
|
|
GPIO_A_CLOCK_CFG,
|
|
GPIO_B_CLOCK_CFG,
|
|
GPIO_C_CLOCK_CFG,
|
|
GPIO_D_CLOCK_CFG,
|
|
GPIO_E_CLOCK_CFG,
|
|
GPIO_F_CLOCK_CFG,
|
|
GPIO_G_CLOCK_CFG,
|
|
GPIO_H_CLOCK_CFG,
|
|
GPIO_I_CLOCK_CFG,
|
|
GPIO_J_CLOCK_CFG,
|
|
GPIO_K_CLOCK_CFG,
|
|
};
|
|
|
|
#endif /* __ASM_ARM_ARCH_PERIPH_H */
|