Eugen Hristev
e9cd3d7024
clk: at91: utmi: add timeout for utmi lock
...
In case the slow clock is not properly configured, the UTMI clock
cannot lock the PLL, because UPLLCOUNT will "wait X slow clock cycles".
In this case U-boot will loop indefinitely.
Added a timeout in this case, to start U-boot even if UTMI clock is
not enabled, so the user can use different media if needed, or investigate.
Signed-off-by: Eugen Hristev <eugen.hristev@microchip.com >
2018-08-13 14:03:57 -04:00
..
2018-08-03 19:53:10 -04:00
2018-07-26 10:59:35 -07:00
2018-08-11 08:09:39 +02:00
2018-07-23 14:33:21 -04:00
2018-06-18 14:43:13 -04:00
2018-08-03 19:53:54 -04:00
2018-08-13 14:03:57 -04:00
2018-08-08 12:49:31 +01:00
2018-08-08 13:38:17 +02:00
2018-05-07 09:34:12 -04:00
2018-07-26 11:54:00 -07:00
2018-05-07 09:34:12 -04:00
2018-08-08 22:22:08 +02:00
2018-05-07 09:34:12 -04:00
2018-05-30 11:59:21 +02:00
2018-05-07 09:34:12 -04:00
2018-07-19 10:49:57 +02:00
2018-08-07 11:03:43 +02:00
2018-08-06 14:28:23 +02:00
2018-05-07 09:34:12 -04:00
2018-08-10 10:27:32 -04:00
2018-05-07 09:34:12 -04:00
2018-05-07 09:34:12 -04:00
2018-08-13 12:34:55 -04:00
2018-08-07 21:36:20 -04:00
2018-08-13 12:34:55 -04:00
2018-08-08 08:23:49 -07:00
2018-05-07 09:34:12 -04:00
2018-05-07 09:34:12 -04:00
2018-08-13 12:34:55 -04:00
2018-05-07 09:34:12 -04:00
2018-07-31 11:41:49 +05:30
2018-06-19 06:15:55 +02:00
2018-08-06 11:51:10 +02:00
2018-05-15 08:18:09 +02:00
2018-05-07 09:34:12 -04:00
2018-08-08 13:34:27 +02:00
2018-05-07 09:34:12 -04:00
2018-07-20 15:55:05 -04:00
2018-07-30 16:02:29 -04:00
2018-05-07 09:34:12 -04:00
2018-08-10 13:45:32 -04:00
2018-07-19 16:31:38 -04:00
2018-05-07 09:34:12 -04:00
2018-05-07 09:34:12 -04:00
2018-08-03 11:14:08 +05:30
2018-05-07 09:34:12 -04:00
2018-07-20 19:31:30 -04:00
2018-05-07 09:34:12 -04:00
2018-07-02 09:23:28 +08:00
2018-07-28 11:58:09 -04:00
2018-08-10 07:21:02 -04:00
2018-08-11 09:18:44 +02:00
2018-07-19 10:49:56 +02:00
2018-08-11 08:07:36 +02:00
2018-08-11 08:07:36 +02:00