mirror of
https://xff.cz/git/u-boot/
synced 2025-10-02 16:01:30 +02:00
d678a59d2d
When bringing in the series 'arm: dts: am62-beagleplay: Fix Beagleplay Ethernet"' I failed to notice that b4 noticed it was based on next and so took that as the base commit and merged that part of next to master. This reverts commitc8ffd1356d, reversing changes made to2ee6f3a5f7. Reported-by: Jonas Karlman <jonas@kwiboo.se> Signed-off-by: Tom Rini <trini@konsulko.com>
41 lines
909 B
C
41 lines
909 B
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* clk-synthesizer.h
|
|
*
|
|
* Clock synthesizer header
|
|
*
|
|
* Copyright (C) 2016, Texas Instruments, Incorporated - https://www.ti.com/
|
|
*/
|
|
|
|
#ifndef __CLK_SYNTHESIZER_H
|
|
#define __CLK_SYNTHESIZER_H
|
|
|
|
#define CLK_SYNTHESIZER_ID_REG 0x0
|
|
#define CLK_SYNTHESIZER_XCSEL 0x05
|
|
#define CLK_SYNTHESIZER_MUX_REG 0x14
|
|
#define CLK_SYNTHESIZER_PDIV2_REG 0x16
|
|
#define CLK_SYNTHESIZER_PDIV3_REG 0x17
|
|
|
|
#define CLK_SYNTHESIZER_BYTE_MODE 0x80
|
|
|
|
/**
|
|
* struct clk_synth: This structure holds data neeed for configuring
|
|
* for clock synthesizer.
|
|
* @id: The id of synthesizer
|
|
* @capacitor: value of the capacitor attached
|
|
* @mux: mux settings.
|
|
* @pdiv2: Div to be applied to second output
|
|
* @pdiv3: Div to be applied to third output
|
|
*/
|
|
struct clk_synth {
|
|
u32 id;
|
|
u32 capacitor;
|
|
u32 mux;
|
|
u32 pdiv2;
|
|
u32 pdiv3;
|
|
};
|
|
|
|
int setup_clock_synthesizer(struct clk_synth *data);
|
|
|
|
#endif
|