mirror of
https://xff.cz/git/u-boot/
synced 2025-09-01 16:52:14 +02:00
MMC: DWMMC: Correct the CLKDIV register value
This patch corrects the divider value written to CLKDIV register. Since SDCLKIN is divided inside controller by the DIVRATIO value set in the CLKSEL register, we need to use the same output clock value to calculate the CLKDIV value. as per user manual: cclk_in = SDCLKIN / (DIVRATIO + 1) Input parameter to mmc_clk is changed to dwmci_host, since we need the same to read DWMCI_CLKSEL register. This improves the read timing values for channel 0 on SMDK5250 from 0.288sec to 0.144sec Signed-off-by: Rajeshwari S Shinde <rajeshwari.s@samsung.com> Acked-by: Jaehoon Chung <jh80.chung@samsung.com> Signed-off-by: Pantelis Antoniou <panto@antoniou-consulting.com>
This commit is contained in:
committed by
Pantelis Antoniou
parent
def816a2ba
commit
d3e016cc28
@@ -142,7 +142,7 @@ struct dwmci_host {
|
||||
|
||||
void (*clksel)(struct dwmci_host *host);
|
||||
void (*board_init)(struct dwmci_host *host);
|
||||
unsigned int (*get_mmc_clk)(int dev_index);
|
||||
unsigned int (*get_mmc_clk)(struct dwmci_host *host);
|
||||
};
|
||||
|
||||
struct dwmci_idmac {
|
||||
|
Reference in New Issue
Block a user