dany/u-boot-megous
1
0
Fork 0
mirror of https://xff.cz/git/u-boot/ synced 2025-09-01 08:42:12 +02:00
Code Issues Packages Projects Releases Wiki Activity

mpc8xx: remove rbc823 board support

Browse Source 
This board is old enough and has no maintainer.

Signed-off-by: Masahiro Yamada <yamada.m@jp.panasonic.com>
This commit is contained in:
Masahiro Yamada
2014-06-20 13:54:53 +09:00
committed by Tom Rini
parent 0657e46e28
commit c750b9c012
12 changed files with 3 additions and 1552 deletions
Download Patch File Download Diff File Expand all files Collapse all files

67
drivers/video/mpc8xx_lcd.c
View File

@@ -292,9 +292,6 @@ void lcd_ctrl_init (void *lcdbase)
/* Initialize LCD controller bus priorities.
*/
#ifdef CONFIG_RBC823
immr->im_siu_conf.sc_sdcr = (immr->im_siu_conf.sc_sdcr & ~0x0f) | 1; /* RAID = 01, LAID = 00 */
#else
immr->im_siu_conf.sc_sdcr &= ~0x0f; /* RAID = LAID = 0 */
/* set SHFT/CLOCK division factor 4
@@ -308,21 +305,7 @@ void lcd_ctrl_init (void *lcdbase)
immr->im_clkrst.car_sccr &= ~0x1F;
immr->im_clkrst.car_sccr |= LCD_DF; /* was 8 */
#endif /* CONFIG_RBC823 */
#if defined(CONFIG_RBC823)
/* Enable LCD on port D.
*/
immr->im_ioport.iop_pddat &= 0x0300;
immr->im_ioport.iop_pdpar |= 0x1CFF;
immr->im_ioport.iop_pddir |= 0x1CFF;
/* Configure LCD_ON, VEE_ON, CCFL_ON on port B.
*/
immr->im_cpm.cp_pbdat &= ~0x00005001;
immr->im_cpm.cp_pbpar &= ~0x00005001;
immr->im_cpm.cp_pbdir |= 0x00005001;
#elif !defined(CONFIG_EDT32F10)
#if !defined(CONFIG_EDT32F10)
/* Enable LCD on port D.
*/
immr->im_ioport.iop_pdpar |= 0x1FFF;
@@ -427,18 +410,13 @@ void lcd_enable (void)
volatile lcd823_t *lcdp = &immr->im_lcd;
/* Enable the LCD panel */
#ifndef CONFIG_RBC823
immr->im_siu_conf.sc_sdcr |= (1 << (31 - 25)); /* LAM = 1 */
#endif
lcdp->lcd_lccr |= LCCR_PON;
#ifdef CONFIG_V37
/* Turn on display backlight */
immr->im_cpm.cp_pbpar |= 0x00008000;
immr->im_cpm.cp_pbdir |= 0x00008000;
#elif defined(CONFIG_RBC823)
/* Turn on display backlight */
immr->im_cpm.cp_pbdat |= 0x00004000;
#endif
#if defined(CONFIG_LWMON)
@@ -476,14 +454,6 @@ void lcd_enable (void)
r360_i2c_lcd_write(0x40 | ((ctr>>8) & 0xF), ctr & 0xFF);
}
#endif /* CONFIG_R360MPI */
#ifdef CONFIG_RBC823
udelay(200000); /* wait 200ms */
/* Turn VEE_ON first */
immr->im_cpm.cp_pbdat |= 0x00000001;
udelay(200000); /* wait 200ms */
/* Now turn on LCD_ON */
immr->im_cpm.cp_pbdat |= 0x00001000;
#endif
#ifdef CONFIG_RRVISION
debug ("PC4->Output(1): enable LVDS\n");
debug ("PC5->Output(0): disable PAL clock\n");
@@ -503,41 +473,6 @@ void lcd_enable (void)
#endif
}
/*----------------------------------------------------------------------*/
#if defined (CONFIG_RBC823)
void lcd_disable (void)
{
volatile immap_t *immr = (immap_t *) CONFIG_SYS_IMMR;
volatile lcd823_t *lcdp = &immr->im_lcd;
#if defined(CONFIG_LWMON)
{ uchar c = pic_read (0x60);
c &= ~0x07; /* Power off CCFL, Disable CCFL, Chip Disable LCD */
pic_write (0x60, c);
}
#elif defined(CONFIG_R360MPI)
{
extern void r360_i2c_lcd_write (uchar data0, uchar data1);
r360_i2c_lcd_write(0x10, 0x00);
r360_i2c_lcd_write(0x20, 0x00);
r360_i2c_lcd_write(0x30, 0x00);
r360_i2c_lcd_write(0x40, 0x00);
}
#endif /* CONFIG_LWMON */
/* Disable the LCD panel */
lcdp->lcd_lccr &= ~LCCR_PON;
#ifdef CONFIG_RBC823
/* Turn off display backlight, VEE and LCD_ON */
immr->im_cpm.cp_pbdat &= ~0x00005001;
#else
immr->im_siu_conf.sc_sdcr &= ~(1 << (31 - 25)); /* LAM = 0 */
#endif /* CONFIG_RBC823 */
}
#endif /* NOT_USED_SO_FAR || CONFIG_RBC823 */
/************************************************************************/
#endif /* CONFIG_LCD */