dany/u-boot-megous
1
0
Fork 0
mirror of https://xff.cz/git/u-boot/ synced 2025-09-18 09:02:25 +02:00
Code Issues Packages Projects Releases Wiki Activity

arm64: ls1043a: Remove the workaround of erratum A-009929

Browse Source 
The workaround has been implemented in PBI phase, so remove
the duplicated implementation from U-Boot.

Signed-off-by: Hou Zhiqiang <Zhiqiang.Hou@nxp.com>
Reviewed-by: Priyanka Jain <priyanka.jain@nxp.com>
This commit is contained in:
Hou Zhiqiang
2020-06-25 22:23:53 +08:00
committed by Priyanka Jain
parent 10669ed965
commit c5f8943965
2 changed files with 0 additions and 19 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
arch/arm/cpu/armv8/fsl-layerscape/Kconfig
View File

@@ -68,7 +68,6 @@ config ARCH_LS1043A
select SYS_FSL_ERRATUM_A009660 if !TFABOOT select SYS_FSL_ERRATUM_A009660 if !TFABOOT
select SYS_FSL_ERRATUM_A009663 if !TFABOOT select SYS_FSL_ERRATUM_A009663 if !TFABOOT
select SYS_FSL_ERRATUM_A009798 select SYS_FSL_ERRATUM_A009798
select SYS_FSL_ERRATUM_A009929
select SYS_FSL_ERRATUM_A009942 if !TFABOOT select SYS_FSL_ERRATUM_A009942 if !TFABOOT
select SYS_FSL_ERRATUM_A010315 select SYS_FSL_ERRATUM_A010315
select SYS_FSL_ERRATUM_A010539 select SYS_FSL_ERRATUM_A010539
@@ -592,9 +591,6 @@ config SYS_FSL_ERRATUM_A009635
config SYS_FSL_ERRATUM_A009660 config SYS_FSL_ERRATUM_A009660
bool bool
config SYS_FSL_ERRATUM_A009929
bool
config SYS_FSL_ERRATUM_A050382 config SYS_FSL_ERRATUM_A050382
bool bool

15
arch/arm/cpu/armv8/fsl-layerscape/soc.c
View File

@@ -445,20 +445,6 @@ int get_core_volt_from_fuse(void)
} }
#elif defined(CONFIG_FSL_LSCH2) #elif defined(CONFIG_FSL_LSCH2)
static void erratum_a009929(void)
{
#ifdef CONFIG_SYS_FSL_ERRATUM_A009929
struct ccsr_gur *gur = (void *)CONFIG_SYS_FSL_GUTS_ADDR;
u32 __iomem *dcsr_cop_ccp = (void *)CONFIG_SYS_DCSR_COP_CCP_ADDR;
u32 rstrqmr1 = gur_in32(&gur->rstrqmr1);
rstrqmr1 |= 0x00000400;
gur_out32(&gur->rstrqmr1, rstrqmr1);
writel(0x01000000, dcsr_cop_ccp);
#endif
}
/* /*
* This erratum requires setting a value to eddrtqcr1 to optimal * This erratum requires setting a value to eddrtqcr1 to optimal
* the DDR performance. The eddrtqcr1 register is in SCFG space * the DDR performance. The eddrtqcr1 register is in SCFG space
@@ -724,7 +710,6 @@ void fsl_lsch2_early_init_f(void)
#endif #endif
/* Erratum */ /* Erratum */
erratum_a008850_early(); /* part 1 of 2 */ erratum_a008850_early(); /* part 1 of 2 */
erratum_a009929();
erratum_a009660(); erratum_a009660();
erratum_a010539(); erratum_a010539();
erratum_a009008(); erratum_a009008();