dany/u-boot-megous
1
0
Fork 0
mirror of https://xff.cz/git/u-boot/ synced 2025-09-07 19:52:15 +02:00
Code Issues Packages Projects Releases Wiki Activity

ARC: Cache: Remove per-line I$ operations as unused

Browse Source 
__cache_line_loop() function was copied from Linux kernel
where per-line instruction cache operations are really used.

In U-Boot we use only entire I$ ops, so we can drop support of
per-line I$ ops from __cache_line_loop() because __cache_line_loop()
is never called with OP_INV_IC parameter.

Signed-off-by: Eugeniy Paltsev <Eugeniy.Paltsev@synopsys.com>
Signed-off-by: Alexey Brodkin <abrodkin@synopsys.com>
This commit is contained in:
Eugeniy Paltsev
2018-03-21 15:58:47 +03:00
committed by Alexey Brodkin
parent 16aeee81d9
commit c4ef14d2cc
1 changed files with 7 additions and 23 deletions
Download Patch File Download Diff File Expand all files Collapse all files

30
arch/arc/lib/cache.c
View File

@@ -23,7 +23,6 @@
#define OP_INV 0x1 #define OP_INV 0x1
#define OP_FLUSH 0x2 #define OP_FLUSH 0x2
#define OP_INV_IC 0x3
/* Bit val in SLC_CONTROL */ /* Bit val in SLC_CONTROL */
#define SLC_CTRL_DIS 0x001 #define SLC_CTRL_DIS 0x001
@@ -373,30 +372,15 @@ void dcache_disable(void)
} }
#ifndef CONFIG_SYS_DCACHE_OFF #ifndef CONFIG_SYS_DCACHE_OFF
/* /* Common Helper for Line Operations on D-cache */
* Common Helper for Line Operations on {I,D}-Cache static inline void __dcache_line_loop(unsigned long paddr, unsigned long sz,
*/ const int cacheop)
static inline void __cache_line_loop(unsigned long paddr, unsigned long sz,
const int cacheop)
{ {
unsigned int aux_cmd; unsigned int aux_cmd;
#if (CONFIG_ARC_MMU_VER == 3)
unsigned int aux_tag;
#endif
int num_lines; int num_lines;
if (cacheop == OP_INV_IC) { /* d$ cmd: INV (discard or wback-n-discard) OR FLUSH (wback) */
aux_cmd = ARC_AUX_IC_IVIL; aux_cmd = cacheop & OP_INV ? ARC_AUX_DC_IVDL : ARC_AUX_DC_FLDL;
#if (CONFIG_ARC_MMU_VER == 3)
aux_tag = ARC_AUX_IC_PTAG;
#endif
} else {
/* d$ cmd: INV (discard or wback-n-discard) OR FLUSH (wback) */
aux_cmd = cacheop & OP_INV ? ARC_AUX_DC_IVDL : ARC_AUX_DC_FLDL;
#if (CONFIG_ARC_MMU_VER == 3)
aux_tag = ARC_AUX_DC_PTAG;
#endif
}
sz += paddr & ~CACHE_LINE_MASK; sz += paddr & ~CACHE_LINE_MASK;
paddr &= CACHE_LINE_MASK; paddr &= CACHE_LINE_MASK;
@@ -405,7 +389,7 @@ static inline void __cache_line_loop(unsigned long paddr, unsigned long sz,
while (num_lines-- > 0) { while (num_lines-- > 0) {
#if (CONFIG_ARC_MMU_VER == 3) #if (CONFIG_ARC_MMU_VER == 3)
write_aux_reg(aux_tag, paddr); write_aux_reg(ARC_AUX_DC_PTAG, paddr);
#endif #endif
write_aux_reg(aux_cmd, paddr); write_aux_reg(aux_cmd, paddr);
paddr += l1_line_sz; paddr += l1_line_sz;
@@ -458,7 +442,7 @@ static inline void __dc_line_op(unsigned long paddr, unsigned long sz,
{ {
unsigned int ctrl_reg = __before_dc_op(cacheop); unsigned int ctrl_reg = __before_dc_op(cacheop);
__cache_line_loop(paddr, sz, cacheop); __dcache_line_loop(paddr, sz, cacheop);
__after_dc_op(cacheop, ctrl_reg); __after_dc_op(cacheop, ctrl_reg);
} }
#else #else