dany/u-boot-megous
1
0
Fork 0
mirror of https://xff.cz/git/u-boot/ synced 2025-10-31 18:35:42 +01:00
Code Issues Packages Projects Releases Wiki Activity

Revert "video: mxsfb: Configure the clock after eLCDIF reset"

Browse Source 
Commit ec3dcea744 ("video: mxsfb: Configure the clock after eLCDIF reset")
causes boot regression on imx7d-pico/imx7d-sdb boards, so revert it
until a better solution is prepared.

This reverts commit ec3dcea744.

Reported-by: Joris Offouga <offougajoris@gmail.com>
Signed-off-by: Fabio Estevam <festevam@gmail.com>
This commit is contained in:
Fabio Estevam
2019-11-24 17:37:52 -03:00
committed by Anatolij Gustschin
parent 9a0cbae22a
commit beeb57f0a6
1 changed files with 3 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
drivers/video/mxsfb.c
View File

@@ -57,6 +57,9 @@ static void mxs_lcd_init(u32 fb_addr, struct ctfb_res_modes *mode, int bpp)
uint32_t word_len = 0, bus_width = 0; uint32_t word_len = 0, bus_width = 0;
uint8_t valid_data = 0; uint8_t valid_data = 0;
/* Kick in the LCDIF clock */
mxs_set_lcdclk(MXS_LCDIF_BASE, PS2KHZ(mode->pixclock));
/* Restart the LCDIF block */ /* Restart the LCDIF block */
mxs_reset_block(&regs->hw_lcdif_ctrl_reg); mxs_reset_block(&regs->hw_lcdif_ctrl_reg);
@@ -127,9 +130,6 @@ static void mxs_lcd_init(u32 fb_addr, struct ctfb_res_modes *mode, int bpp)
/* FIFO cleared */ /* FIFO cleared */
writel(LCDIF_CTRL1_FIFO_CLEAR, &regs->hw_lcdif_ctrl1_clr); writel(LCDIF_CTRL1_FIFO_CLEAR, &regs->hw_lcdif_ctrl1_clr);
/* Kick in the LCDIF clock */
mxs_set_lcdclk(MXS_LCDIF_BASE, PS2KHZ(mode->pixclock));
/* RUN! */ /* RUN! */
writel(LCDIF_CTRL_RUN, &regs->hw_lcdif_ctrl_set); writel(LCDIF_CTRL_RUN, &regs->hw_lcdif_ctrl_set);
} }