dany/u-boot-megous
1
0
Fork 0
mirror of https://xff.cz/git/u-boot/ synced 2025-10-28 00:53:24 +01:00
Code Issues Packages Projects Releases Wiki Activity

ddr: altera: sdram: Clean up set_sdr_mp_pacing()

Browse Source 
Get rid of the constant clrsetbits_le32(), instead prepare the whole
content of the register once and write it at the end of the function.

Signed-off-by: Marek Vasut <marex@denx.de>
This commit is contained in:
Marek Vasut
2015-08-01 20:12:31 +02:00
parent a5ba929671
commit ad2ba5d607
1 changed files with 16 additions and 21 deletions
Download Patch File Download Diff File Expand all files Collapse all files

37
drivers/ddr/altera/sdram.c
View File

@@ -441,31 +441,26 @@ static void set_sdr_mp_weight(void)
static void set_sdr_mp_pacing(void) static void set_sdr_mp_pacing(void)
{ {
debug("Configuring MPPACING_MPPACING_0\n"); const u32 mp_pacing0 =
clrsetbits_le32(&sdr_ctrl->mp_pacing0, (CONFIG_HPS_SDR_CTRLCFG_MPPACING_0_THRESHOLD1_31_0 <<
SDR_CTRLGRP_MPPACING_MPPACING_0_THRESHOLD1_31_0_MASK,
CONFIG_HPS_SDR_CTRLCFG_MPPACING_0_THRESHOLD1_31_0 <<
SDR_CTRLGRP_MPPACING_MPPACING_0_THRESHOLD1_31_0_LSB); SDR_CTRLGRP_MPPACING_MPPACING_0_THRESHOLD1_31_0_LSB);
const u32 mp_pacing1 =
clrsetbits_le32(&sdr_ctrl->mp_pacing1, (CONFIG_HPS_SDR_CTRLCFG_MPPACING_1_THRESHOLD1_59_32 <<
SDR_CTRLGRP_MPPACING_MPPACING_1_THRESHOLD1_59_32_MASK, SDR_CTRLGRP_MPPACING_MPPACING_1_THRESHOLD1_59_32_LSB) |
CONFIG_HPS_SDR_CTRLCFG_MPPACING_1_THRESHOLD1_59_32 << (CONFIG_HPS_SDR_CTRLCFG_MPPACING_1_THRESHOLD2_3_0 <<
SDR_CTRLGRP_MPPACING_MPPACING_1_THRESHOLD1_59_32_LSB);
clrsetbits_le32(&sdr_ctrl->mp_pacing1,
SDR_CTRLGRP_MPPACING_MPPACING_1_THRESHOLD2_3_0_MASK,
CONFIG_HPS_SDR_CTRLCFG_MPPACING_1_THRESHOLD2_3_0 <<
SDR_CTRLGRP_MPPACING_MPPACING_1_THRESHOLD2_3_0_LSB); SDR_CTRLGRP_MPPACING_MPPACING_1_THRESHOLD2_3_0_LSB);
const u32 mp_pacing2 =
clrsetbits_le32(&sdr_ctrl->mp_pacing2, (CONFIG_HPS_SDR_CTRLCFG_MPPACING_2_THRESHOLD2_35_4 <<
SDR_CTRLGRP_MPPACING_MPPACING_2_THRESHOLD2_35_4_MASK,
CONFIG_HPS_SDR_CTRLCFG_MPPACING_2_THRESHOLD2_35_4 <<
SDR_CTRLGRP_MPPACING_MPPACING_2_THRESHOLD2_35_4_LSB); SDR_CTRLGRP_MPPACING_MPPACING_2_THRESHOLD2_35_4_LSB);
const u32 mp_pacing3 =
clrsetbits_le32(&sdr_ctrl->mp_pacing3, (CONFIG_HPS_SDR_CTRLCFG_MPPACING_3_THRESHOLD2_59_36 <<
SDR_CTRLGRP_MPPACING_MPPACING_3_THRESHOLD2_59_36_MASK,
CONFIG_HPS_SDR_CTRLCFG_MPPACING_3_THRESHOLD2_59_36 <<
SDR_CTRLGRP_MPPACING_MPPACING_3_THRESHOLD2_59_36_LSB); SDR_CTRLGRP_MPPACING_MPPACING_3_THRESHOLD2_59_36_LSB);
debug("Configuring MPPACING_MPPACING_0\n");
writel(mp_pacing0, &sdr_ctrl->mp_pacing0);
writel(mp_pacing1, &sdr_ctrl->mp_pacing1);
writel(mp_pacing2, &sdr_ctrl->mp_pacing2);
writel(mp_pacing3, &sdr_ctrl->mp_pacing3);
} }
static void set_sdr_mp_threshold(void) static void set_sdr_mp_threshold(void)