dany/u-boot-megous
1
0
Fork 0
mirror of https://xff.cz/git/u-boot/ synced 2025-09-02 09:12:08 +02:00
Code Issues Packages Projects Releases Wiki Activity

dm: imx: serial: support device tree

Browse Source 
Support instatiation through device tree. Also parse the fsl,dte-mode
property to determine whether DTE mode shall be used.

Signed-off-by: Stefan Agner <stefan.agner@toradex.com>
Reviewed-by: Simon Glass <sjg@chromium.org>
This commit is contained in:
Stefan Agner
2016-10-05 15:27:03 -07:00
committed by Stefano Babic
parent 5b0d03b306
commit a99546ab62
2 changed files with 38 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
doc/device-tree-bindings/serial/mxc-serial.txt Normal file
View File

@@ -0,0 +1,8 @@
NXP i.MX (MXC) UART
Required properties:
- compatible: must be "fsl,imx7d-uart"
- reg: start address and size of the registers
Optional properties:
- fsl,dte-mode: use DTE mode

32
drivers/serial/serial_mxc.c
View File

@@ -108,6 +108,8 @@
#define UTS_RXFULL (1<<3) /* RxFIFO full */ #define UTS_RXFULL (1<<3) /* RxFIFO full */
#define UTS_SOFTRST (1<<0) /* Software reset */ #define UTS_SOFTRST (1<<0) /* Software reset */
DECLARE_GLOBAL_DATA_PTR;
#ifndef CONFIG_DM_SERIAL #ifndef CONFIG_DM_SERIAL
#ifndef CONFIG_MXC_UART_BASE #ifndef CONFIG_MXC_UART_BASE
@@ -135,8 +137,6 @@
#define UBRC 0xac /* Baud Rate Count Register */ #define UBRC 0xac /* Baud Rate Count Register */
#define UTS 0xb4 /* UART Test Register (mx31) */ #define UTS 0xb4 /* UART Test Register (mx31) */
DECLARE_GLOBAL_DATA_PTR;
#define TXTL 2 /* reset default */ #define TXTL 2 /* reset default */
#define RXTL 1 /* reset default */ #define RXTL 1 /* reset default */
#define RFDIV 4 /* divide input clock by 2 */ #define RFDIV 4 /* divide input clock by 2 */
@@ -347,9 +347,37 @@ static const struct dm_serial_ops mxc_serial_ops = {
.setbrg = mxc_serial_setbrg, .setbrg = mxc_serial_setbrg,
}; };
#if CONFIG_IS_ENABLED(OF_CONTROL)
static int mxc_serial_ofdata_to_platdata(struct udevice *dev)
{
struct mxc_serial_platdata *plat = dev->platdata;
fdt_addr_t addr;
addr = dev_get_addr(dev);
if (addr == FDT_ADDR_T_NONE)
return -EINVAL;
plat->reg = (struct mxc_uart *)addr;
plat->use_dte = fdtdec_get_bool(gd->fdt_blob, dev->of_offset,
"fsl,dte-mode");
return 0;
}
static const struct udevice_id mxc_serial_ids[] = {
{ .compatible = "fsl,imx7d-uart" },
{ }
};
#endif
U_BOOT_DRIVER(serial_mxc) = { U_BOOT_DRIVER(serial_mxc) = {
.name = "serial_mxc", .name = "serial_mxc",
.id = UCLASS_SERIAL, .id = UCLASS_SERIAL,
#if CONFIG_IS_ENABLED(OF_CONTROL)
.of_match = mxc_serial_ids,
.ofdata_to_platdata = mxc_serial_ofdata_to_platdata,
.platdata_auto_alloc_size = sizeof(struct mxc_serial_platdata),
#endif
.probe = mxc_serial_probe, .probe = mxc_serial_probe,
.ops = &mxc_serial_ops, .ops = &mxc_serial_ops,
.flags = DM_FLAG_PRE_RELOC, .flags = DM_FLAG_PRE_RELOC,