dany/u-boot-megous
1
0
Fork 0
mirror of https://xff.cz/git/u-boot/ synced 2025-09-01 08:42:12 +02:00
Code Issues Packages Projects Releases Wiki Activity

include/configs: aspeed: Remove hardcoded variables

Browse Source 
The hardcoded platform variables such as DRAM base address are not
common to Aspeed SoCs AST24xx/AST25xx/AST26xx. This patch replaces
those hardcoded with macros defined in a newly added header, where
the basic SoC HW information are assigned accordingly.

Signed-off-by: Chia-Wei, Wang <chiawei_wang@aspeedtech.com>
This commit is contained in:
Chia-Wei, Wang
2020-08-03 17:36:08 +08:00
committed by Tom Rini
parent c16f518a79
commit 98ef128b56
2 changed files with 29 additions and 7 deletions
Download Patch File Download Diff File Expand all files Collapse all files

20
arch/arm/include/asm/arch-aspeed/platform.h Normal file
View File

@@ -0,0 +1,20 @@
/* SPDX-License-Identifier: GPL-2.0+ */
/*
* Copyright (C) ASPEED Technology Inc.
* Ryan Chen <ryan_chen@aspeedtech.com>
*
*/
#ifndef _ASM_ARCH_PLATFORM_H
#define _ASM_ARCH_PLATFORM_H
#if defined(CONFIG_ASPEED_AST2500)
#define ASPEED_MAC_COUNT 2
#define ASPEED_DRAM_BASE 0x80000000
#define ASPEED_SRAM_BASE 0x1e720000
#define ASPEED_SRAM_SIZE 0x9000
#else
#err "Unrecognized Aspeed platform."
#endif
#endif

16
include/configs/aspeed-common.h
View File

@@ -7,22 +7,24 @@
* (C) Copyright 2016 Google, Inc * (C) Copyright 2016 Google, Inc
*/ */
#ifndef __AST_COMMON_CONFIG_H #ifndef _ASPEED_COMMON_CONFIG_H
#define __AST_COMMON_CONFIG_H #define _ASPEED_COMMON_CONFIG_H
#include <asm/arch/platform.h>
/* Misc CPU related */ /* Misc CPU related */
#define CONFIG_CMDLINE_TAG #define CONFIG_CMDLINE_TAG
#define CONFIG_SETUP_MEMORY_TAGS #define CONFIG_SETUP_MEMORY_TAGS
#define CONFIG_INITRD_TAG #define CONFIG_INITRD_TAG
#define CONFIG_SYS_SDRAM_BASE 0x80000000 #define CONFIG_SYS_SDRAM_BASE ASPEED_DRAM_BASE
#ifdef CONFIG_PRE_CON_BUF_SZ #ifdef CONFIG_PRE_CON_BUF_SZ
#define CONFIG_SYS_INIT_RAM_ADDR (0x1e720000 + CONFIG_PRE_CON_BUF_SZ) #define CONFIG_SYS_INIT_RAM_ADDR (ASPEED_SRAM_BASE + CONFIG_PRE_CON_BUF_SZ)
#define CONFIG_SYS_INIT_RAM_SIZE (36*1024 - CONFIG_PRE_CON_BUF_SZ) #define CONFIG_SYS_INIT_RAM_SIZE (ASPEED_SRAM_SIZE - CONFIG_PRE_CON_BUF_SZ)
#else #else
#define CONFIG_SYS_INIT_RAM_ADDR (0x1e720000) #define CONFIG_SYS_INIT_RAM_ADDR (ASPEED_SRAM_BASE)
#define CONFIG_SYS_INIT_RAM_SIZE (36*1024) #define CONFIG_SYS_INIT_RAM_SIZE (ASPEED_SRAM_SIZE)
#endif #endif
#define SYS_INIT_RAM_END (CONFIG_SYS_INIT_RAM_ADDR \ #define SYS_INIT_RAM_END (CONFIG_SYS_INIT_RAM_ADDR \