mirror of
https://xff.cz/git/u-boot/
synced 2025-10-15 23:11:36 +02:00
ppc4xx: Consolidate PPC4xx EBC defines
This patch removes all EBC related defines from the PPC4xx headers ppc405.h and ppc440.h and introduces a new header include/asm-ppc/ppc4xx-ebc.h with all those defines. Signed-off-by: Stefan Roese <sr@denx.de>
This commit is contained in:
@@ -1755,93 +1755,6 @@
|
||||
#define UIC_EIR0 0x00000004 /* External interrupt 0 */
|
||||
#endif /* CONFIG_440SPE */
|
||||
|
||||
/*-----------------------------------------------------------------------------+
|
||||
| External Bus Controller Bit Settings
|
||||
+-----------------------------------------------------------------------------*/
|
||||
#define EBC_CFGADDR_MASK 0x0000003F
|
||||
|
||||
#define EBC_BXCR_BAS_ENCODE(n) ((((unsigned long)(n))&0xFFF00000)<<0)
|
||||
#define EBC_BXCR_BS_MASK 0x000E0000
|
||||
#define EBC_BXCR_BS_1MB 0x00000000
|
||||
#define EBC_BXCR_BS_2MB 0x00020000
|
||||
#define EBC_BXCR_BS_4MB 0x00040000
|
||||
#define EBC_BXCR_BS_8MB 0x00060000
|
||||
#define EBC_BXCR_BS_16MB 0x00080000
|
||||
#define EBC_BXCR_BS_32MB 0x000A0000
|
||||
#define EBC_BXCR_BS_64MB 0x000C0000
|
||||
#define EBC_BXCR_BS_128MB 0x000E0000
|
||||
#define EBC_BXCR_BU_MASK 0x00018000
|
||||
#define EBC_BXCR_BU_R 0x00008000
|
||||
#define EBC_BXCR_BU_W 0x00010000
|
||||
#define EBC_BXCR_BU_RW 0x00018000
|
||||
#define EBC_BXCR_BW_MASK 0x00006000
|
||||
#define EBC_BXCR_BW_8BIT 0x00000000
|
||||
#define EBC_BXCR_BW_16BIT 0x00002000
|
||||
#define EBC_BXCR_BW_32BIT 0x00006000
|
||||
#define EBC_BXAP_BME_ENABLED 0x80000000
|
||||
#define EBC_BXAP_BME_DISABLED 0x00000000
|
||||
#define EBC_BXAP_TWT_ENCODE(n) ((((unsigned long)(n))&0xFF)<<23)
|
||||
#define EBC_BXAP_BCE_DISABLE 0x00000000
|
||||
#define EBC_BXAP_BCE_ENABLE 0x00400000
|
||||
#define EBC_BXAP_BCT_MASK 0x00300000
|
||||
#define EBC_BXAP_BCT_2TRANS 0x00000000
|
||||
#define EBC_BXAP_BCT_4TRANS 0x00100000
|
||||
#define EBC_BXAP_BCT_8TRANS 0x00200000
|
||||
#define EBC_BXAP_BCT_16TRANS 0x00300000
|
||||
#define EBC_BXAP_CSN_ENCODE(n) ((((unsigned long)(n))&0x3)<<18)
|
||||
#define EBC_BXAP_OEN_ENCODE(n) ((((unsigned long)(n))&0x3)<<16)
|
||||
#define EBC_BXAP_WBN_ENCODE(n) ((((unsigned long)(n))&0x3)<<14)
|
||||
#define EBC_BXAP_WBF_ENCODE(n) ((((unsigned long)(n))&0x3)<<12)
|
||||
#define EBC_BXAP_TH_ENCODE(n) ((((unsigned long)(n))&0x7)<<9)
|
||||
#define EBC_BXAP_RE_ENABLED 0x00000100
|
||||
#define EBC_BXAP_RE_DISABLED 0x00000000
|
||||
#define EBC_BXAP_SOR_DELAYED 0x00000000
|
||||
#define EBC_BXAP_SOR_NONDELAYED 0x00000080
|
||||
#define EBC_BXAP_BEM_WRITEONLY 0x00000000
|
||||
#define EBC_BXAP_BEM_RW 0x00000040
|
||||
#define EBC_BXAP_PEN_DISABLED 0x00000000
|
||||
|
||||
#define EBC_CFG_LE_MASK 0x80000000
|
||||
#define EBC_CFG_LE_UNLOCK 0x00000000
|
||||
#define EBC_CFG_LE_LOCK 0x80000000
|
||||
#define EBC_CFG_PTD_MASK 0x40000000
|
||||
#define EBC_CFG_PTD_ENABLE 0x00000000
|
||||
#define EBC_CFG_PTD_DISABLE 0x40000000
|
||||
#define EBC_CFG_RTC_MASK 0x38000000
|
||||
#define EBC_CFG_RTC_16PERCLK 0x00000000
|
||||
#define EBC_CFG_RTC_32PERCLK 0x08000000
|
||||
#define EBC_CFG_RTC_64PERCLK 0x10000000
|
||||
#define EBC_CFG_RTC_128PERCLK 0x18000000
|
||||
#define EBC_CFG_RTC_256PERCLK 0x20000000
|
||||
#define EBC_CFG_RTC_512PERCLK 0x28000000
|
||||
#define EBC_CFG_RTC_1024PERCLK 0x30000000
|
||||
#define EBC_CFG_RTC_2048PERCLK 0x38000000
|
||||
#define EBC_CFG_ATC_MASK 0x04000000
|
||||
#define EBC_CFG_ATC_HI 0x00000000
|
||||
#define EBC_CFG_ATC_PREVIOUS 0x04000000
|
||||
#define EBC_CFG_DTC_MASK 0x02000000
|
||||
#define EBC_CFG_DTC_HI 0x00000000
|
||||
#define EBC_CFG_DTC_PREVIOUS 0x02000000
|
||||
#define EBC_CFG_CTC_MASK 0x01000000
|
||||
#define EBC_CFG_CTC_HI 0x00000000
|
||||
#define EBC_CFG_CTC_PREVIOUS 0x01000000
|
||||
#define EBC_CFG_OEO_MASK 0x00800000
|
||||
#define EBC_CFG_OEO_HI 0x00000000
|
||||
#define EBC_CFG_OEO_PREVIOUS 0x00800000
|
||||
#define EBC_CFG_EMC_MASK 0x00400000
|
||||
#define EBC_CFG_EMC_NONDEFAULT 0x00000000
|
||||
#define EBC_CFG_EMC_DEFAULT 0x00400000
|
||||
#define EBC_CFG_PME_MASK 0x00200000
|
||||
#define EBC_CFG_PME_DISABLE 0x00000000
|
||||
#define EBC_CFG_PME_ENABLE 0x00200000
|
||||
#define EBC_CFG_PMT_MASK 0x001F0000
|
||||
#define EBC_CFG_PMT_ENCODE(n) ((((unsigned long)(n))&0x1F)<<12)
|
||||
#define EBC_CFG_PR_MASK 0x0000C000
|
||||
#define EBC_CFG_PR_16 0x00000000
|
||||
#define EBC_CFG_PR_32 0x00004000
|
||||
#define EBC_CFG_PR_64 0x00008000
|
||||
#define EBC_CFG_PR_128 0x0000C000
|
||||
|
||||
/*-----------------------------------------------------------------------------+
|
||||
| SDR0 Bit Settings
|
||||
+-----------------------------------------------------------------------------*/
|
||||
|
Reference in New Issue
Block a user