mirror of
https://xff.cz/git/u-boot/
synced 2025-09-29 22:41:17 +02:00
ls1088a: ddr: configure DDR for 0.9v for VID support
When VID feature is supported, check the contents of fuse register and configure DDR operate at 0.9v. Signed-off-by: Ashish Kumar <Ashish.Kumar@nxp.com> Signed-off-by: Rajesh Bhagat <rajesh.bhagat@nxp.com> Reviewed-by: York Sun <york.sun@nxp.com>
This commit is contained in:
@@ -13,6 +13,23 @@
|
|||||||
|
|
||||||
DECLARE_GLOBAL_DATA_PTR;
|
DECLARE_GLOBAL_DATA_PTR;
|
||||||
|
|
||||||
|
#if defined(CONFIG_VID) && (!defined(CONFIG_SPL) || defined(CONFIG_SPL_BUILD))
|
||||||
|
static void fsl_ddr_setup_0v9_volt(memctl_options_t *popts)
|
||||||
|
{
|
||||||
|
int vdd;
|
||||||
|
|
||||||
|
vdd = get_core_volt_from_fuse();
|
||||||
|
/* Nothing to do for silicons doesn't support VID */
|
||||||
|
if (vdd < 0)
|
||||||
|
return;
|
||||||
|
|
||||||
|
if (vdd == 900) {
|
||||||
|
popts->ddr_cdr1 |= DDR_CDR1_V0PT9_EN;
|
||||||
|
debug("VID: configure DDR to support 900 mV\n");
|
||||||
|
}
|
||||||
|
}
|
||||||
|
#endif
|
||||||
|
|
||||||
void fsl_ddr_board_options(memctl_options_t *popts,
|
void fsl_ddr_board_options(memctl_options_t *popts,
|
||||||
dimm_params_t *pdimm,
|
dimm_params_t *pdimm,
|
||||||
unsigned int ctrl_num)
|
unsigned int ctrl_num)
|
||||||
@@ -87,6 +104,10 @@ found:
|
|||||||
popts->addr_hash = 1;
|
popts->addr_hash = 1;
|
||||||
|
|
||||||
popts->ddr_cdr1 = DDR_CDR1_DHC_EN | DDR_CDR1_ODT(DDR_CDR_ODT_60ohm);
|
popts->ddr_cdr1 = DDR_CDR1_DHC_EN | DDR_CDR1_ODT(DDR_CDR_ODT_60ohm);
|
||||||
|
#if defined(CONFIG_VID) && (!defined(CONFIG_SPL) || defined(CONFIG_SPL_BUILD))
|
||||||
|
fsl_ddr_setup_0v9_volt(popts);
|
||||||
|
#endif
|
||||||
|
|
||||||
popts->ddr_cdr2 = DDR_CDR2_ODT(DDR_CDR_ODT_60ohm) |
|
popts->ddr_cdr2 = DDR_CDR2_ODT(DDR_CDR_ODT_60ohm) |
|
||||||
DDR_CDR2_VREF_TRAIN_EN | DDR_CDR2_VREF_RANGE_2;
|
DDR_CDR2_VREF_TRAIN_EN | DDR_CDR2_VREF_RANGE_2;
|
||||||
}
|
}
|
||||||
|
Reference in New Issue
Block a user