mirror of
https://xff.cz/git/u-boot/
synced 2025-10-26 16:13:55 +01:00
ddr: marvell: a38x: Perform DDR training sequence again for 2nd boot
- DDR Training sequence happens very fast. The speedup in boot time is negligible by skipping the training sequence during 2nd boot or after. So remove the check and skip. - This change improves the robustness of DDR training. If u-boot crashed during DDR training, the training could be left in a limbo state, where the BootROM has recorded that it is already in a 2nd boot. The training must be repeated in this scenario to get out of this limbo state, but due to the check it cannot be performed. Signed-off-by: Tony Dinh <mibodhi@gmail.com> Reviewed-by: Stefan Roese <sr@denx.de>
This commit is contained in:
@@ -1363,13 +1363,6 @@ int mv_ddr_pre_training_soc_config(const char *ddr_type)
|
||||
DRAM_RESET_MASK_MASKED << DRAM_RESET_MASK_OFFS);
|
||||
}
|
||||
|
||||
/* Check if DRAM is already initialized */
|
||||
if (reg_read(REG_BOOTROM_ROUTINE_ADDR) &
|
||||
(1 << REG_BOOTROM_ROUTINE_DRAM_INIT_OFFS)) {
|
||||
printf("%s Training Sequence - 2nd boot - Skip\n", ddr_type);
|
||||
return MV_OK;
|
||||
}
|
||||
|
||||
/* Fix read ready phases for all SOC in reg 0x15c8 */
|
||||
reg_val = reg_read(TRAINING_DBG_3_REG);
|
||||
|
||||
|
||||
Reference in New Issue
Block a user