mirror of
https://xff.cz/git/u-boot/
synced 2025-09-01 08:42:12 +02:00
x86: minnowmax: Remove smsc47x superio codes
On Intel BayTrail SoC, there is a legacy UART (I/O 0x3f8) integrated into the SoC which is enabled by the FSP. Remove the smsc47x superio initialization codes. Signed-off-by: Bin Meng <bmeng.cn@gmail.com> Acked-by: Simon Glass <sjg@chromium.org>
This commit is contained in:
@@ -6,12 +6,7 @@
|
||||
|
||||
#include <common.h>
|
||||
#include <asm/gpio.h>
|
||||
#include <asm/ibmpc.h>
|
||||
#include <asm/pnp_def.h>
|
||||
#include <netdev.h>
|
||||
#include <smsc_lpc47m.h>
|
||||
|
||||
#define SERIAL_DEV PNP_DEV(0x2e, 4)
|
||||
|
||||
int arch_early_init_r(void)
|
||||
{
|
||||
@@ -21,13 +16,6 @@ int arch_early_init_r(void)
|
||||
return 0;
|
||||
}
|
||||
|
||||
int board_early_init_f(void)
|
||||
{
|
||||
lpc47m_enable_serial(SERIAL_DEV, UART0_BASE, UART0_IRQ);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
void setup_pch_gpios(u16 gpiobase, const struct pch_gpio_map *gpio)
|
||||
{
|
||||
return;
|
||||
|
Reference in New Issue
Block a user