dany/u-boot-megous
1
0
Fork 0
mirror of https://xff.cz/git/u-boot/ synced 2025-09-01 08:42:12 +02:00
Code Issues Packages Projects Releases Wiki Activity

pci_ep: layerscape: Add the PCIe EP mode support for lx2160a-v2

Browse Source 
Add the PCIe EP mode support for lx2160a-v2 platform.

Signed-off-by: Xiaowei Bao <xiaowei.bao@nxp.com>
Signed-off-by: Hou Zhiqiang <Zhiqiang.Hou@nxp.com>
Reviewed-by: Priyanka Jain <priyanka.jain@nxp.com>
This commit is contained in:
Xiaowei Bao
2020-07-09 23:31:41 +08:00
committed by Priyanka Jain
parent 80b5a662b7
commit 4085e3a46a
2 changed files with 15 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

9
drivers/pci/pcie_layerscape.h
View File

@@ -100,7 +100,7 @@
#define PCIE_SRIOV_VFBAR0 0x19C #define PCIE_SRIOV_VFBAR0 0x19C
#define PCIE_MASK_OFFSET(flag, pf) ((flag) ? 0 : (0x1000 + 0x20000 * (pf))) #define PCIE_MASK_OFFSET(flag, pf, off) ((flag) ? 0 : (0x1000 + (off) * (pf)))
/* LUT registers */ /* LUT registers */
#define PCIE_LUT_UDR(n) (0x800 + (n) * 8) #define PCIE_LUT_UDR(n) (0x800 + (n) * 8)
@@ -139,6 +139,12 @@
#define LS1021_PEXMSCPORTSR(pex_idx) (0x94 + (pex_idx) * 4) #define LS1021_PEXMSCPORTSR(pex_idx) (0x94 + (pex_idx) * 4)
#define LS1021_LTSSM_STATE_SHIFT 20 #define LS1021_LTSSM_STATE_SHIFT 20
/* LX2160a PF1 offset */
#define LX2160_PCIE_PF1_OFFSET 0x8000
/* layerscape PF1 offset */
#define LS_PCIE_PF1_OFFSET 0x20000
struct ls_pcie { struct ls_pcie {
void __iomem *dbi; void __iomem *dbi;
void __iomem *lut; void __iomem *lut;
@@ -170,6 +176,7 @@ struct ls_pcie_ep {
void __iomem *addr; void __iomem *addr;
u32 cfg2_flag; u32 cfg2_flag;
u32 sriov_flag; u32 sriov_flag;
u32 pf1_offset;
u32 num_ib_wins; u32 num_ib_wins;
u32 num_ob_wins; u32 num_ob_wins;
u8 max_functions; u8 max_functions;

8
drivers/pci/pcie_layerscape_ep.c
View File

@@ -198,7 +198,8 @@ static void ls_pcie_setup_ep(struct ls_pcie_ep *pcie_ep)
writel(0, pcie->dbi + PCIE_MISC_CONTROL_1_OFF); writel(0, pcie->dbi + PCIE_MISC_CONTROL_1_OFF);
bar_base = pcie->dbi + bar_base = pcie->dbi +
PCIE_MASK_OFFSET(pcie_ep->cfg2_flag, pf); PCIE_MASK_OFFSET(pcie_ep->cfg2_flag, pf,
pcie_ep->pf1_offset);
if (pcie_ep->cfg2_flag) { if (pcie_ep->cfg2_flag) {
ctrl_writel(pcie, ctrl_writel(pcie,
@@ -271,6 +272,11 @@ static int ls_pcie_ep_probe(struct udevice *dev)
svr = SVR_SOC_VER(get_svr()); svr = SVR_SOC_VER(get_svr());
if (svr == SVR_LX2160A)
pcie_ep->pf1_offset = LX2160_PCIE_PF1_OFFSET;
else
pcie_ep->pf1_offset = LS_PCIE_PF1_OFFSET;
if (svr == SVR_LS2080A || svr == SVR_LS2085A) if (svr == SVR_LS2080A || svr == SVR_LS2085A)
pcie_ep->cfg2_flag = 1; pcie_ep->cfg2_flag = 1;
else else