dany/u-boot-megous
1
0
Fork 0
mirror of https://xff.cz/git/u-boot/ synced 2025-09-03 17:52:07 +02:00
Code Issues Packages Projects Releases Wiki Activity

armv8: ls1028a: define esdhc_status_fixup

Browse Source 
This patch is to define esdhc_status_fixup function for ls1028a to disable
SDHC1/SDHC2 status in device tree node if not selected.

Signed-off-by: Yinbo Zhu <yinbo.zhu@nxp.com>
Signed-off-by: Xiaowei Bao <xiaowei.bao@nxp.com>
Signed-off-by: Yangbo Lu <yangbo.lu@nxp.com>
Reviewed-by: Priyanka Jain <priyanka.jain@nxp.com>
This commit is contained in:
Yinbo Zhu
2020-04-14 17:24:48 +08:00
committed by Priyanka Jain
parent 3460a6bba1
commit 316fc6ff76
2 changed files with 45 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
arch/arm/include/asm/arch-fsl-layerscape/immap_lsch3.h
View File

@@ -232,7 +232,12 @@
#define DCFG_PORSR1 0x000 #define DCFG_PORSR1 0x000
#define DCFG_PORSR1_RCW_SRC 0xff800000 #define DCFG_PORSR1_RCW_SRC 0xff800000
#define DCFG_PORSR1_RCW_SRC_NOR 0x12f00000 #define DCFG_PORSR1_RCW_SRC_NOR 0x12f00000
#define DCFG_RCWSR12 0x12c
#define DCFG_RCWSR12_SDHC_SHIFT 24
#define DCFG_RCWSR12_SDHC_MASK 0x7
#define DCFG_RCWSR13 0x130 #define DCFG_RCWSR13 0x130
#define DCFG_RCWSR13_SDHC_SHIFT 3
#define DCFG_RCWSR13_SDHC_MASK 0x7
#define DCFG_RCWSR13_DSPI (0 << 8) #define DCFG_RCWSR13_DSPI (0 << 8)
#define DCFG_RCWSR15 0x138 #define DCFG_RCWSR15 0x138
#define DCFG_RCWSR15_IFCGRPABASE_QSPI 0x3 #define DCFG_RCWSR15_IFCGRPABASE_QSPI 0x3

40
board/freescale/ls1028a/ls1028a.c
View File

@@ -135,6 +135,46 @@ void detail_board_ddr_info(void)
print_ddr_info(0); print_ddr_info(0);
} }
int esdhc_status_fixup(void *blob, const char *compat)
{
void __iomem *dcfg_ccsr = (void __iomem *)DCFG_BASE;
char esdhc1_path[] = "/soc/mmc@2140000";
char esdhc2_path[] = "/soc/mmc@2150000";
char dspi1_path[] = "/soc/spi@2100000";
char dspi2_path[] = "/soc/spi@2110000";
u32 mux_sdhc1, mux_sdhc2;
u32 io = 0;
/*
* The PMUX IO-expander for mux select is used to control
* the muxing of various onboard interfaces.
*/
io = in_le32(dcfg_ccsr + DCFG_RCWSR12);
mux_sdhc1 = (io >> DCFG_RCWSR12_SDHC_SHIFT) & DCFG_RCWSR12_SDHC_MASK;
/* Disable esdhc1/dspi1 if not selected. */
if (mux_sdhc1 != 0)
do_fixup_by_path(blob, esdhc1_path, "status", "disabled",
sizeof("disabled"), 1);
if (mux_sdhc1 != 2)
do_fixup_by_path(blob, dspi1_path, "status", "disabled",
sizeof("disabled"), 1);
io = in_le32(dcfg_ccsr + DCFG_RCWSR13);
mux_sdhc2 = (io >> DCFG_RCWSR13_SDHC_SHIFT) & DCFG_RCWSR13_SDHC_MASK;
/* Disable esdhc2/dspi2 if not selected. */
if (mux_sdhc2 != 0)
do_fixup_by_path(blob, esdhc2_path, "status", "disabled",
sizeof("disabled"), 1);
if (mux_sdhc2 != 2)
do_fixup_by_path(blob, dspi2_path, "status", "disabled",
sizeof("disabled"), 1);
return 0;
}
#ifdef CONFIG_OF_BOARD_SETUP #ifdef CONFIG_OF_BOARD_SETUP
int ft_board_setup(void *blob, bd_t *bd) int ft_board_setup(void *blob, bd_t *bd)
{ {