mirror of
https://xff.cz/git/u-boot/
synced 2025-11-02 03:17:29 +01:00
ARM: DRA7/ OMAP5: implement Auxiliary Control Register configuration
Implement logic for ACR(Auxiliary Control Register) configuration using ROM Code smc service. Suggested-by: Richard Woodruff <r-woodruff2@ti.com> Suggested-by: Brad Griffis <bgriffis@ti.com> Reviewed-by: Brad Griffis <bgriffis@ti.com> Signed-off-by: Nishanth Menon <nm@ti.com>
This commit is contained in:
@@ -418,3 +418,9 @@ void v7_arch_cp15_set_l2aux_ctrl(u32 l2auxctrl, u32 cpu_midr,
|
||||
{
|
||||
omap_smc1(OMAP5_SERVICE_L2ACTLR_SET, l2auxctrl);
|
||||
}
|
||||
|
||||
void v7_arch_cp15_set_acr(u32 acr, u32 cpu_midr, u32 cpu_rev_comb,
|
||||
u32 cpu_variant, u32 cpu_rev)
|
||||
{
|
||||
omap_smc1(OMAP5_SERVICE_ACR_SET, acr);
|
||||
}
|
||||
|
||||
@@ -81,5 +81,6 @@ static inline u32 usec_to_32k(u32 usec)
|
||||
}
|
||||
|
||||
#define OMAP5_SERVICE_L2ACTLR_SET 0x104
|
||||
#define OMAP5_SERVICE_ACR_SET 0x107
|
||||
|
||||
#endif
|
||||
|
||||
Reference in New Issue
Block a user