dany/u-boot-megous
1
0
Fork 0
mirror of https://xff.cz/git/u-boot/ synced 2025-09-02 09:12:08 +02:00
Code Issues Packages Projects Releases Wiki Activity

ARC: Cache: Move I$ entire operation to a separate function

Browse Source 
Move instruction cache entire operation to a separate function
because we are planing to use it in other places like
sync_icache_dcache_all().

Signed-off-by: Eugeniy Paltsev <Eugeniy.Paltsev@synopsys.com>
Signed-off-by: Alexey Brodkin <abrodkin@synopsys.com>
This commit is contained in:
Eugeniy Paltsev
2018-03-21 15:58:46 +03:00
committed by Alexey Brodkin
parent 71621525c3
commit 16aeee81d9
1 changed files with 19 additions and 12 deletions
Download Patch File Download Diff File Expand all files Collapse all files

31
arch/arc/lib/cache.c
View File

@@ -315,20 +315,27 @@ void icache_disable(void)
IC_CTRL_CACHE_DISABLE); IC_CTRL_CACHE_DISABLE);
} }
/* IC supports only invalidation */
static inline void __ic_entire_invalidate(void)
{
if (!icache_status())
return;
/* Any write to IC_IVIC register triggers invalidation of entire I$ */
write_aux_reg(ARC_AUX_IC_IVIC, 1);
/*
* As per ARC HS databook (see chapter 5.3.3.2)
* it is required to add 3 NOPs after each write to IC_IVIC.
*/
__builtin_arc_nop();
__builtin_arc_nop();
__builtin_arc_nop();
read_aux_reg(ARC_AUX_IC_CTRL); /* blocks */
}
void invalidate_icache_all(void) void invalidate_icache_all(void)
{ {
/* Any write to IC_IVIC register triggers invalidation of entire I$ */ __ic_entire_invalidate();
if (icache_status()) {
write_aux_reg(ARC_AUX_IC_IVIC, 1);
/*
* As per ARC HS databook (see chapter 5.3.3.2)
* it is required to add 3 NOPs after each write to IC_IVIC.
*/
__builtin_arc_nop();
__builtin_arc_nop();
__builtin_arc_nop();
read_aux_reg(ARC_AUX_IC_CTRL); /* blocks */
}
#ifdef CONFIG_ISA_ARCV2 #ifdef CONFIG_ISA_ARCV2
if (slc_exists) if (slc_exists)